STARC Integrates Litho-Aware 45nm Design Flow Using Cadence Encounter Digital Implementation System

SAN JOSE, CA -- (MARKET WIRE) -- Jul 08, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today the Japanese semiconductor research consortium STARC (Semiconductor Technology Academic Research Center), has integrated the Cadence® Encounter® Digital Implementation System, with its integrated DFM technologies, as its DFM flow targeting 45 nanometer designs and below. The comprehensive DFM suite integrates Cadence Litho Physical Analyzer (LPA), Cadence Litho Electrical Analyzer (LEA), and Cadence CMP Predictor into the designer's cockpit. Using the Cadence enabled STARCAD-CEL V3.0 Ref Flow, designers gain ready access to process-accurate manufacturing information early in the physical design flow, where engineers can leverage the seamless integration in digital implementation to identify, analyze and correct yield-limiting hotspots for their advanced-node designs. In addition, with Litho Electrical Analyzer, designers can analyze the litho impact on transistor performance and make necessary design trade-offs to meet their design criteria.

"The new STARCAD-CEL V3.0 Reference Flow addresses critical design-for-manufacturing concerns for 65nm, 45 nanometers and advanced process technologies," said Nobuyuki Nishiguchi, Vice President and General Manager, Development Department 1 at STARC. "Cadence Encounter Digital Implementation System with Litho Physical Analyzer provided very accurate litho hotspot detection and correction and one hundred percent correction of the catastrophic or yield limiting defects in our test design, while also providing a faster turnaround time."

The Cadence Litho Physical Analyzer harnesses the strength of multi-CPU parallel processing capabilities, along with proprietary, foundational algorithms delivering linear performance scalability and faster turnaround time as reported by STARC. Along with multiple advances in technology process modeling and integration with the Cadence Virtuoso® Custom IC and Encounter Digital Implementation Platforms, Cadence provides a complete "correct-by-design" digital implementation solution for cell/block to full-chip.

"The semiconductor industry and ecosystem recognizes Cadence DFM technologies as essential to advanced design methodologies today," said Dr. Chi-Ping Hsu, senior vice president of digital implementation research and development at Cadence. "It's the difference between identifying potential DFM issues during the design phase and fixing them right there in the system, versus discovering yield limiting defects during the manufacturing process, when it is too late. We are proud to be working closely with STARC to prove the advantages of our DFM technology and digital implementation solution for their 45 nanometer reference design flow."

Semiconductor companies worldwide are now requiring DFM analysis during the design phase, and the majority of the top 20 semiconductor companies have now adopted Cadence's DFM solutions to meet their accuracy, performance and yield goals.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo, Encounter and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Email Contact





Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Software Engineer for EDA Careers at RTP, North Carolina
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise