Teradici Chooses Synopsys as Its Primary EDA Partner

Broadened Cooperation Driven by Leadership in Tools, IP and Services

MOUNTAIN VIEW, Calif., July 28 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Teradici Corporation, a provider of groundbreaking PC-over-IP(R) technology, has signed an expanded business agreement to establish Synopsys as its primary EDA partner. As a result of the latest multi-year agreement, Teradici has consolidated on Synopsys' Galaxy(TM) Implementation and Discovery(TM) Verification Platforms for their implementation, verification and analog/mixed-signal flows, as well as extended their use of Synopsys DesignWare(R) IP cores and consulting services.

"Over the past several years, we have built a successful relationship with Synopsys by utilizing their best-in-class design tools, interface IP and design services to mitigate our project risks and accelerate the delivery of our breakthrough technology to our customers," said Maher Fahmi, vice president of Silicon Engineering and co-founder, Teradici Corporation. "As we grow our competencies in new areas such as analog design and simulation, we know we can continue to rely on the breadth and quality of Synopsys' technology and the outstanding support of its field and services teams."

"In today's challenging business climate, innovative chip developers like Teradici are looking for partners who will not only help them distinguish their products, but do so in a manner that makes them more efficient and productive across all their design flows," said John Chilton, senior vice president of marketing and strategic development at Synopsys. "Our broadened relationship enables Teradici to take advantage of Synopsys' growing technology and services portfolio so they can focus on developing and delivering their unique network-delivered computing products to the marketplace."

As part of the new agreement, Teradici has expanded access to products, services and IP from Synopsys, including the Galaxy Implementation Platform's IC Compiler place-and-route technology, Design Compiler(R) Ultra synthesis, Galaxy Custom Designer(TM) mixed-signal implementation, DFTMAX(TM) compression, TetraMAX(R) automatic test pattern generation, PrimeTime(R) SI signal integrity analysis, Star-RCXT(TM) parasitic extraction and Hercules(TM) physical verification; the Discovery Verification Platform's VCS(R), HSPICE(R), and HSIM(R) simulators for analog and digital verification, and MVRC and MVSIM for low power verification; and DesignWare IP for USB 2.0 and Ethernet.

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Synopsys, Design Compiler, DesignWare, DFTMAX, Discovery, Galaxy, Galaxy Custom Designer, Hercules, HSIM, HSPICE, PrimeTime, Star-RCXT, TetraMAX and VCS are trademarks or registered trademarks of Synopsys, Inc. PC-over-IP is a registered trademark of Teradici Corporation. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

    Editorial Contact:
    Yvette Huygen
    Synopsys, Inc.
    650-584-4547
    yvetteh@synopsys.com

    Investor Contact:
    Lisa Ewbank
    Synopsys, Inc.
    650-584-1901

SOURCE Synopsys, Inc.

Web site: http://www.synopsys.com/




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise