Rambus to Address Memory Challenges for Multi-Core Computing at Intel Developer Forum 2009

Company to Feature Sony PlayStation®3 Slim in XDR™ Memory Product Showcase

SAN FRANCISCO — (BUSINESS WIRE) — September 21, 2009 — Rambus Inc. (NASDAQ: RMBS):

Who:

      Rambus Inc. (NASDAQ: RMBS)
 

Where:

Intel Developer Forum
Booth #101
Moscone Center West
San Francisco, California
 

When:

September 22-24, 2009

Join Rambus Inc., one of the world’s premier technology licensing companies specializing in high-speed memory architectures, at the Intel Developer Forum 2009 for a presentation on memory architectures for multi-core computing. In addition, Rambus will exhibit end-user products utilizing its award-winning XDR™ memory architecture.

Rambus Presentation

Tuesday, September 22, 11:15 a.m. PDT
“Memory Architectures for Multi-core Computing in Next-generation PCs and Smartphones”
Presented by Craig Hampel, Rambus Fellow
Moscone Center West, Room 2005

Mr. Hampel will address memory architecture optimizations that can support the many threads and workloads handled by multi-core processors in next-generation PCs and Smartphones. As part of his talk, Mr. Hampel will discuss innovations that can significantly improve memory throughput and reduce power consumption.

Rambus Demos and Displays

The XDR Product Showcase will exhibit low-power, power-efficient, and multi-core designs in some of today’s most compelling electronics products including:

  • PlayStation®3 (PS3™) Slim live demo and open demo board, featuring the XDR memory architecture. The Rambus XDR memory interface and FlexIO™ processor bus on the Cell Broadband Engine™ enable an unprecedented aggregate bandwidth of over 65GB/s in the PS3.
  • TI DLP® projector open demo board, featuring the XDR memory architecture. This architecture, including XDR DRAM, XDR memory controller (XMC), XDR IO cell (XIO), and XDR clock generator (XCG), delivers memory bandwidth up to 8.0GB/s in the latest generation of HD front projectors.
  • PC-over-IP® (PCoIP) open demo boards of both Host and Portal products powered by Teradici’s TERA processors and the XDR memory architecture.
  • Toshiba Qosmio® laptop PC featuring the SpursEngine video processor and XDR DRAM.

1 | 2  Next Page »



Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Jobs
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
TrueCircuits:



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise