Cadence Physical Verification System Supports TSMC's Interoperable iDRC and iLVS Formats for 40-Nanometer Design

SAN JOSE, CA -- (MARKET WIRE) -- Sep 29, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that the Cadence Physical Verification System has adopted the new interoperable physical verification formats for 40-nanometer designs, consisting of iDRC for design rule checking and iLVS for layout vs. schematic checking, developed by Taiwan Semiconductor Manufacturing Company (TSMC). Cadence support of these new TSMC formats builds upon the previously announced Cadence QRC Parasitic Extraction support for the iRCX file format. This combination of physical verification and parasitic extraction and analysis capabilities ensures the continued availability of accurate and consistent manufacturing data to enhance silicon yield for Cadence customers using TSMC nanometer processes.

The iDRC and iLVS formats facilitate the advanced design rule and device extraction capabilities necessary to ensure the integrity of designs implemented in TSMC's advanced processes. Using a common rule format ensures accuracy and consistent presentation of results regardless of the physical verification solution that each customer chooses.

"Cadence and TSMC have collaborated on iDRC, iLVS and iRCX to ensure that users of the Cadence Physical Verification System and QRC Parasitic Extraction have timely access to silicon-accurate checks for today's nanometer processes, and the process generations beyond," said Tom Quan, deputy director of design service marketing at TSMC. "The new unified data formats are part of the TSMC Open Innovation Platform™ that provides designers the ability to select best-in-class EDA tools to match their design needs and improve design accuracy for first time silicon success."

"Adopting the new TSMC iDRC and iLVS rule deck formats takes the advanced capabilities of the Cadence Physical Verification System closer to the source of the process data," said Dr. Rachid Salik, vice president of research and development for the verification group at Cadence. "This combination ensures that we can deliver accurate results with a rapid turnaround time. We are confident that the continued strengthening of our relationship with TSMC will bring real benefits, value, and choice to our mutual customers."

The addition of iDRC and iLVS support in the Cadence Physical Verification System, and iRCX support in Cadence QRC extraction technology, provides complete integration with Cadence digital and custom design flows, and therefore providing a front-to-back design and signoff flow from a single EDA vendor. The product facilitates a "one tool, one deck" model for digital and custom design that minimizes support overhead.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logos are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Email Contact





Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise