U.S. Patent Awarded to MapSpeller™ Geographic Spell-Checking

March 26, 2010 -- On March 16, 2010, the U.S. Patents and Trademark Office issued the United States Patent No. 7,681,126 to Edgetech America, Inc. for its unique Method for spell-checking location-bound words within a document. The cutting-edge technology enables the ArcGIS® MapSpeller™ extension to consider the real-world location of words in maps and geodatabases when spell-checking and correcting them.

Such innovation greatly improves the error detection rate, and lowers false warnings, of location-bound words such as the names of places or streets, names in foreign languages, or any other word whose spelling varies geographically such as "color" versus "colour". It also enables the detection of mislabeled features and text positioning errors.

Edgetech will be demonstrating MapSpeller 3 at the ESRI International User Conference in San Diego on July 13-16 (booth 2709). ArcGIS users located in the U.S. can also download a free 90-day evaluation copy of MapSpeller at www.Edgetech-US.com.

About Edgetech America, Inc.
Since 1995, Edgetech America, Inc. has been offering GIS training, application development, consulting and ESRI software to a variety of customers.  In 2005, Edgetech received the prestigious ESRI Foundation Partner Award. Edgetech is the developer of the ArcGIS MapSpeller extension.

Of Note
MapSpeller is a trademark of Edgetech America, Inc. ArcGIS and ESRI are registered trademarks of Environmental Research Systems Institute, Inc.
 
Contact
Mr. Denis Roose, 888-334-3832
Email Contact
 


Read the complete story ...


Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
ASIC Engineer for Amazon at seattle, Washington
SerDes Applications Design Engineer for Xilinx at San Jose, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Entry Level SOC Verification Engineer for NXP Semiconductors at Austin (Oakhill, Office), Texas
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise