Real Intent Attends ChipEx; Demonstrates Productivity Software for Early Functional, Clock Domain and Timing Exception Verification

Tuesday, May 4, 2010, Airport City, Israel

Who:

Real Intent, Inc., the innovator in automating the intelligence of formal technologies for electronic design verification, is demonstrating software products at ChipEx in Israel.

 

What:

Real Intent is demonstrating its proven, cost-effective automatic verification solutions, including:

  • Ascent™ for automatic, early functional verification,
  • Meridian™ for precise and comprehensive Clock Domain Crossing (CDC) verification,
  • PureTime™ for complete design constraint validation, including glitch-aware timing exceptions verification.

When/Where:
9am-4pm, Tuesday, May 4, 2010
Satris Group booths #26 and 27
AVENUE Convention Center
Airport City, Israel

 

Information and Registration

To schedule a meeting with Real Intent, please email Email Contact or contact Oved Saraf at the Satris Group, +972-54.5677635 or Email Contact.

For more information about Real Intent and its verification product families, please visit www.realintent.com.

For more information about ChipEx2010, please visit http://www.chipex.co.il.

 

About Real Intent

Real Intent is the innovator in automating the intelligence of formal techniques for design verification. This technology is being used to solve critical problems encountered by electronic design and verification teams worldwide. Real Intent’s family of products dramatically improves the functional verification efficiency of leading edge ASIC and FPGA devices.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700, fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact, Twitter: www.twitter.com/RealIntent.

-end-

Press Contacts
Carol Hallett
VP of Worldwide Sales and Marketing
+1-408-830-9303

Email Contact

 

Georgia Marszalek
Valley PR LLC for Real Intent
+1-650-345-7477
Email Contact

 

Ascent, Meridian, and PureTime are trademarks of Real Intent, Inc.
All other trademarks and trade names are the property of their respective owners.




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
IBM’s 2nm chip; EDA updates; AI updates; acquisitions
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Next Week’s Main Event: The ESD Alliance CEO Outlook
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Electronics Engineer for Lockheed Martin at Sunnyvale, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise