EVE Adds Support for TLM-2.0 to ZeBu Hardware-Assisted Verification Platforms

SAN JOSE, CA -- (MARKET WIRE) -- Jun 01, 2010 -- EVE, the leader in hardware/software co-verification, today announced that ZeBu fast emulation platforms support the Transaction-Level Modeling Standard (TLM)-2.0, the Open SystemC Initiative (OSCI) interface standard for SystemC model interoperability and reuse, through a TLM-2.0 transactor adapter.

TLM-2.0 support for ZeBu enables the creation of high-performance hybrid virtual platforms that combine SystemC and register transfer level (RTL) models, in a fully scalable, accurate and flexible manner, bridging the gap between software modeling and hardware implementation.

"The efficient debugging and analysis capabilities available with virtual prototypes enable software developers to start their work much earlier in the development cycle," says Frank Schirrmeister, Synopsys director of marketing for system-level solutions. "With our support of standards-based SystemC TLM-2.0 integrations with fast RTL emulation environments such as EVE ZeBu, Synopsys virtual prototyping products can extend the benefits of system-level visibility to development teams for hardware-software co-verification."

"Adding support for TLM-2.0 gives software developers and hardware verification teams an interoperable way to easily map their SoC development environments to our emulators," remarks Lauro Rizzatti, EVE-USA's general manager and vice president of marketing. "It ties both ESL virtual platforms and simulation environments more closely to ZeBu and to each other, providing a standards-based methodology to reuse components for software development, hardware verification and hardware/software co-verification."

The TLM-2.0 transactor adapter is compatible with the OSCI TLM-2.0 standard, supporting multiple targets and initiators, blocking and non-blocking transport interfaces, and the Loosely Timed (LT), Loosely Timed Temporal Decoupled (LTD) and Approximately-Timed (AT) coding styles.

At the system level, users can integrate the TLM-2.0 transactor adapter with Electronic System Level (ESL) virtual platforms, as well as with advanced SystemVerilog hardware verification environments. At the emulator level, the ZeBu TLM-2.0 transactor adapter is an open architecture that enables interoperability with other ZeBu transactors, either from EVE's transactor catalog or created using ZEMI-3.

EVE will demonstrate its support for TLM-2.0 in Booth #510 at the 47th Design Automation Conference (DAC) June 14-16 at the Anaheim Convention Center in Anaheim, Calif.

About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at nine of the top 10 semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs. Follow EVE on Twitter at www.twitter.com/EVETEAM. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: Email Contact. Website: www.eve-team.com.

EVE acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Lauro Rizzatti 
General Manager of EVE USA 
(408) 457-3201 

Email Contact 

Nanette Collins
Public Relations for EVE
(617) 437-1822

Email Contact 





Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
SoC Physical Design Engineer for Qualcomm at Austin, Texas
ASIC Engineer for Juniper Networks at Sunnyvale, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
True Circuits PHY



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise