Xilinx and Coreworks Deliver Wide Range of Professional Audio Codecs, Including Dolby, for Easy Implementation With FPGAs

Audio IP Cores Compress Multichannel Audio Streams to Reduce Bandwidth From Studio to Studio and Headend Distribution to the Consumer

AMSTERDAM, Sept. 10 — (PRNewswire) — Xilinx, Inc., (Nasdaq: XLNX) and Coreworks today announced at the IBC2010 conference the first availability of a range of new Dolby audio technology and other audio codec IP cores for compressing multichannel audio in Field Programmable Gate Arrays (FPGAs). Integrating these codecs into a single FPGA eliminates the need for Digital Signal Processor (DSP) farms related to high-density multichannel audio streaming applications, thereby lowering overall cost, power consumption and circuit board area.

(Logo:  http://photos.prnewswire.com/prnh/20020822/XLNXLOGO)

(Logo:  http://www.newscom.com/cgi-bin/prnh/20020822/XLNXLOGO)

"Consumers increasingly want surround sound on a wide variety of entertainment platforms including TV, video over IP, and in video games," said Jose T. de Sousa, President of Coreworks. "These new CODECs are optimized for Xilinx FPGAs so that broadcast equipment manufacturers can keep up with a fast paced market as they deliver solutions to content providers and producers."

Coreworks designed the new IP cores to fully support Dolby Digital, AAC+ and MPEG-1 Layer II for distribution to the home and Dolby E from professional studio to studio. This support helps designers exploit the parallel processing capabilities of FPGAs for more performance, while lowering bill of material costs through reduced board component count.

"Prior to the development of these cores, all Dolby sound encoding and decoding hardware implementation was available only on DSPs," said Dean Westman, Vice President, Communications Business at Xilinx. "For OEMs working to meet the needs of professional audio encoding and decoding with very high channel counts, the new FPGA-compliant codecs offer reduced power consumption, increased device density, reduced cost and a simplified bill of materials."

Xilinx Broadcast Targeted Design Platform

The new audio codecs make up the IP components of Xilinx's Targeted Design Platform approach that gives developers the ability to stay focused on product differentiation throughout the design cycle and into production in the face of constantly evolving standards and demands on performance. These platform components include IP cores, design environments and reference designs, along with a base set of digital audio/video development boards and industry standard FPGA Mezzanine Cards (FMC).

For broadcast applications, the Targeted Design Platform approach simplifies the development of complete broadcast audio and video interface solutions, including triple rate SDI solutions with support for standard definition TV to 3D TV and beyond in a single programmable device. It also enables the earliest possible adoption of emerging standards, such as DisplayPort, rapidly replacing DVI (Digital Visual Interface), and new Ethernet AVB (Audio Video Bridging) technology that guarantees timing and bandwidth availability in IP networks. For more, please visit http://www.xilinx.com/broadcast.htm.

Pricing and Availability

The cores are available from Coreworks starting in October at a cost starting at $10,000, with additional licensing fees for the Dolby cores. Bundles are available which combine different IP cores.

About Coreworks

Coreworks S.A. is a leading provider of multimedia and communications semiconductor intellectual property. Coreworks' IPs have been integrated in a wide variety of products, and implemented in various process geometries. Its proprietary technology and tools allows rapid creation and programming of Reconfigurable HW/SW IPs, targeting emerging applications such as audio, video and communications. To learn more, visit http://www.coreworks-sa.com

About Xilinx

Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit http://www.xilinx.com/.


XILINX, the Xilinx Logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Editorial Contact:

Bruce Fienberg

Xilinx, Inc.


Email Contact

SOURCE Xilinx, Inc.

Xilinx, Inc.
Coreworks S.A.
Bruce Fienberg of Xilinx, Inc.
Phone: +1-408-879-4631
Email Contact
Web: http://www.xilinx.com

Review Article Be the first to review this article

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel’s new CEO: comments from media and analysts
More Editorial  
Latest Blog Posts
2021 EDACafe PredictionsEDACafe Editorial
by 2021 EDACafe Predictions
PRFI Predictions for 2021
Product Line Manager for EDA Careers at Multiple, North Carolina
ASIC Engineer for Amazon at seattle, Washington
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Entry Level Design Verification Engineer for Cirrus Logic, Inc. at Austin, Texas
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Upcoming Events
Si2 AI/ML Winter Workshop at United States - Jan 29, 2021
virtual DATE 2021 at France - Feb 1 - 5, 2021
SEMI Technology Unites Global Summit at United States - Feb 15 - 19, 2021
DVCon U.S. 2021 at Virtual - Mar 1 - 4, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise