ARM Announces Processor Optimization Pack

ARM delivers optimized Artisan physical IP enabling SoC designers to achieve up to 1.7 GHz performance on TSMC 40nm G process in worst case conditions

Cambridge, UK – November 16, 2010 – ARM today announced the immediate availability of the ARM® Cortex™-A9 Processor Optimization Packs (“POPs”). Processor Optimization Packs leverage ARM Artisan® physical IP to enable customers to achieve technology leading performance or power targets on their Cortex-A9 implementations in the shortest time to market. A silicon-proven POP is available now TSMC 40nm G process technology. The Cortex-A9 POP on TSMC 40nm LP process technology will be available to customers in January 2011.

The Cortex-A9 Processor Optimization Packages contain three elements: ARM Artisan optimized logic and memory physical IP for a specific process technology, supported by implementation knowledge and ARM benchmarking. Combined together the POP allows SoC designers to optimize Cortex-A9 designs for maximum performance, lowest power or to develop customized solutions balancing power and performance for their specific application.

“The combination of the ARM Cortex processor IP and Artisan physical IP produces SoC implementations with outstanding performance and at a fraction of the time it would have taken our engineering team” said Vince Zhou, general manager, Nufront System Chip Division. “The ability to achieve technology leading performance in short time-to-market through the adoption of silicon-proven ARM Processor Optimization Packs will become a strong competitive advantage.”

A performance-optimized implementation using the Cortex-A9 POP on TSMC 40nmG process delivers up to 1.71 GHz performance under worst case conditions. The 40nm LP POP will deliver up to 1.0 GHz performance in worst case conditions.

“The ARM Physical IP division has been investing heavily in delivering highly tuned solutions at advanced process nodes, especially targeting ARM core SoCs” explained Simon Segars, executive vice president and general manager, ARM Physical IP division. “Through our highly optimized ARM Artisan physical IP, we are enabling the world’s fastest ARM cores on the most important process nodes being used in the industry whilst also reducing risk and improving time to market.”

“ARM’s technology leading Cortex processors and Processor Optimization Packs with Artisan physical IP are co-developed in a deeply collaborative methodology, forming a unique value proposition that only ARM can deliver” explained Mike Inglis, executive vice president and general manager, ARM Processor Division. “We believe this combination will give our customers unique solutions to achieve advanced implementations of ARM-based systems.”

As an additional way for customers to access the POP, ARM also offers hard macro implementations for the 40nm G performance and power-optimized implementations, embedding the same optimizations contained in the Processor Optimization Pack.

About ARM

ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM’s comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company’s broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:




Alan Tringham
+44 1223 400947
Email Contact

Erik Ploof
+1 425 880 6033
Email Contact

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
IBM’s 2nm chip; EDA updates; AI updates; acquisitions
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Next Week’s Main Event: The ESD Alliance CEO Outlook
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
ASIC Engineer for Juniper Networks at Sunnyvale, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Electronics Engineer for Lockheed Martin at Sunnyvale, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise