SpringSoft Technology Newsletter - December 2010

Best of 2010 Edition!

Welcome to the SpringSoft Technology Newsletter. This is a monthly e-mail newsletter distributed to our customers, partners, and friends to provide information on our Novas Verification Enhancement and Laker Custom IC Design technologies. We hope the information in this newsletter will help you to use our products more effectively in your design and verification environments.

Please see the links at the end of this newsletter for subscription information or to provide feedback that will help us improve future editions.


Verification Enhancement Tips:

Integration with Verdi Speeds Certitude Setup and Eases Analysis and Debug - March 2010

The CertitudeTM Functional Qualification System identifies holes and weaknesses in the verification environment that can let RTL bugs slip through the process undetected.  With the release of version 2010.04 in April, VerdiTM users will be able to leverage their existing Verdi environment to minimize Certitude setup effort and analyze the results of functional qualification quickly and efficiently using Verdi's powerful debug features.

<Continue Reading>

 Upgrade to the New Unified FSDB Dumper with Good Reasons- June 2010

 A new breed of FSDB dumper has been provided since Novas 2009.10. Different from previous FSDB dumpers, the new dumper is unified to support a broader range of simulators and versions. Currently, the new dumper can support Cadence IUS 6.2, Synopsys VCS 2006.06, Mentor Graphics ModelSim 6.4b and their later versions. This topic was originally introduced in the 2010.02 newsletter.   

<Continue Reading>

Executing Tcl Scripts in Novas - August 2010

Tcl is a general purpose programming language which is widely used in EDA tools. With Tcl scripts you can extend and customize a tool’s capability, to make your design flow to be more efficient. The Verdi™ Automated Debug System has embedded the Tcl interpreter so that users can easily execute their own Tcl scripts in the Verdi system. There are various ways to execute the Tcl script in the Verdi system.

<Continue Reading>


Custom IC Design Tips:

Interoperable PCell Standard 1.0 Released by IPL Alliance - March 2010

By now, you may know that the IPL (Interoperable PDK Libraries) Alliance has released the first interoperable PCell standard. What you may not know is that SpringSoft is a founding member of the IPL. The release of the Standard is the culmination of more than two years of effort by the founders and members of the IPL. You can see and download this new Standard on the IPL web site at www.iplnow.com. The download includes a generic 90nm interoperable process design kit (iPDK), reference design, sample PyCellTM library (including PyCell source code), User's Guide, and a Developer's Guide that includes information about how to create PCells that are interoperable with most major EDA tools running on OpenAccess.

<Continue Reading>

Using the cdsLib Plugin from Cadence Design Systems for OpenAccess - June 2010

In the 6.14 release of the Virtuoso® Layout and Schematic Editor from Cadence Design Systems, the library definition map file, lib.defs, has been replaced by the Cadence® native library definition map file, cds.lib; therefore, the lib.defs file is no longer valid for Cadence IC6.14 or later releases. This creates problems when a user mixes OpenAccess tools from other vendors.

<Continue Reading>


News

Chip Layout, Implementation Add Significant Muscle - Electronic Design, December 2010

As 28-nm process technologies start to hit their stride, design teams have begun the predictable round of fretting over whether EDA vendors’ tools will be up to the tasks at hand. It’s not as if you can blame them, either. The size and complexity of system-on-a-chip (SoC) designs mean there’s even less margin for error. Meanwhile, runtimes for tools throughout the flow are exploding.

Fortunately, there have been numerous bright spots over the course of 2010, and many of them are focused in the implementation segment of the design flow. This year’s crop of Best in EDA are aimed squarely at easing designers’ worries about advanced process nodes.

Continue Reading


Support

Foundry Support

SpringSoft has worked with worldwide leading foundries to provide support for SpringSoft PDKs, Laker technology files and iPDKs (interoperable PDKs). Customers can access SpringSoft PDKs and Laker technology files directly from the official websites of our foundry partners. The collaborations with our foundry partners results in providing our customers with efficiencies to shorten their design efforts and accelerate their time to market.

Click on the links below for more information.


Support Notice:

For Novas products and Certitude products, we plan to drop support for following platforms beginning in 2012.01:

Redhat 3  (RHEL3)
SuSE 9  (SLES9)


SpringSoft Community News!

In the past few months we have added some new features to our website, have you seen them yet?

Video Hints & Tips - Watch quick tips on how to use SpringSoft products more effectively
EDA Blog - Read about and comment on SpringSoft Technology

Find SpringSoft on Twitter and on Facebook.

Twitter: www.twitter.com/SpringSoft
Facebook: www.facebook.com/SpringSoft


We'd appreciate hearing your suggestions, comments or questions about the SpringSoft Newsletter. Please feel free to contact Karim Azar at +1 (408) 467.7860 or Email Contact

Novas, Laker, Verdi, Siloti and nWave are trademarks and Debussy is a registered trademark of SpringSoft, Inc. All other trademarks are property of their respective owners.




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! SEMI’s Innovation for a Transforming World
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Setting a High Standard for Standards-Based IP
Jobs
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise