Magillem and Cadence are working jointly to promote and enhance the IEEE P1685 IP-XACT xml format.

Company Description
A unique and complete ESL / RTL front end design suite for ESL and RTL Front end Integrators, IP and SOC verification Engineers, Software platform Engineers

SOC Integrators and validation engineers will benefit from an automatic and certified top netlist code generation for both RTL and SystemC . A specific Tight Integration has been realized for Cadence Incisive simulator and Magillem Platform Assembly for smoothly switching from an abstraction level to another one.

This unique combination of a virtual platform tool and a state of the art RTL design entry allows more flexibility and power when designing new flows. In addition to the connectivity data, engineers can rely on an accurate description of system memory maps and registers. Verification files and drivers sequences can be automated and mutual customers have an opportunity to reduce their design and verification cycle.

"New design methodologies for building Hardware and Software involve concurrent development techniques and consolidation of design data. This demands a solid and open and flexible backbone. Magillem provides a unique production tool to capture and assemble ESL and RTL designs. This approach relies on simplicity, openness and scalability." says Cyril Spasevski, CTO Of Magillem

Simplicity : a common suite to capture ESL and RTL platforms, designed for System, Firmware, Verification and Hardware Engineers

Openness : IEEE P1685 IP-XACT xml format is used to preserve integrity

Scalability : tools need to capture and update information focus on connections and registers


Email Contact
+33 (0)1 40 21 35 50 (office)
+33 (0)1 53 36 75 08 (fax)

Review Article Be the first to review this article

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Functional Safety and Security in Embedded Systems
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Phil Kaufman Award Goes on Hiatus for 2020
Colin WallsEmbedded Software
by Colin Walls
Why develop embedded software bottom up?
Senior Analog IC Design Engineer for Marvell Semiconductor at Santa Clara, California
Technical Marketing Mmanager for EDA Careers at Fremont, California
Wireless ASIC Design Engineer for Apple Inc at Cupertino, California
Test Engineer for Marvell Semiconductor at Santa Clara, California
Senior Application Engineer Formal Verification for EDA Careers at California or Austin, California
ASIC Design Integration Engineer for Apple Inc at Cupertino, California
Upcoming Events
Accellera Day India 2020 at Online Event India - Dec 2 - 3, 2020
RISC-V Summit 2020. at United States - Dec 7 - 10, 2020
SEMICON Japan 2020 Goes Virtual at Japan - Dec 11 - 18, 2020
IPC APEX EXPO 2021 at San Diego Convention Center san diego - Mar 6 - 11, 2021

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise