InPA Systems Reveals Active Debug™ and Full Visibility Rapid Prototyping Technology at DesignCon

Esteemed IC, EDA executive Bernie Aronson @ DesignCon for InPA

SAN JOSE, Calif., Jan. 24, 2011 — (PRNewswire) — InPA Systems, Inc. announced today that it will participate in DesignCon, its first-ever conference and trade show and the company's first public foray since its company launch in August 2010 (at Booth #827).  At DesignCon, InPA will reveal and demonstrate its Active Debug™ and Full Visibility technology with FPGA-based rapid prototypes.  InPA executive Joe Gianelli will participate on a conference panel, and semiconductor and EDA icon Bernie Aronson, a key InPA advisor, will be on hand at the InPA booth to discuss chip design trends and business issues and how InPA fits into those directions.  InPA will also distribute a white paper on the technology to interested parties.

InPA Systems came on the scene last August when it announced the formation of its company.  Now at DesignCon, InPA will exhibit its Active Debug™ and Full Visibility technology, which allows users unprecedented visibility and control of the verification and validation process when integrating software and hardware onto SoC designs.  The primary benefit to users?  A drastic reduction in the current prototyping debug methodology's highly iterative process of  "blind" or passive probing and multiple FPGA implementation iterations. Customers and interested parties will be able to see a demo of the InPA technology and talk with company executives and Bernie Aronson, former CEO of Kilopass and Synplicity, who has recently joined the InPA Advisory Board.  Aronson will be available both exhibit days.

Aronson commented, "These days, I only join advisory boards of companies that really intrigue me – whose technology contributes dramatic change in design efficiency or performance.  InPA's technology gives the designer full visibility into the debug process and helps them detect the real problems much faster.  It's the first time a verification engineer can quickly pinpoint problems that emerge in FPGA-based prototypes, and that surely is a major technological milestone.  That's why I want to talk about how this technology plays in chip design methodologies coming up and what the potential business consequences are.  I'll be at DesignCon to do just that."

InPA will also participate in the conference program at DesignCon.   Joe Gianelli, InPA Vice President of Marketing and Business Development, will be on a DesignCon technical panel session focused on designing FPGA based PCBs ( #TP – W3) and chaired by publisher and editor, Kevin Morris.  This panel will take place on Wednesday, February 2 at 3:45 in Ballroom G.  Panelists will be discussing the challenges design teams face in optimizing the FPGA design across multiple domains PCB, schematics and FPGA timing and exploring how to solve these issues. 

A white paper that discusses InPA's technology will also be on hand at the InPA exhibit booth.  Copies of this white paper will be available to DesignCon attendees and to the general public thereafter.  

About InPA Systems

InPA is an innovator in FPGA-based rapid prototyping.  The company integrates RTL simulation, and FPGA prototype hardware, provides an Active Debug™ and Full Visibility methodology and enables full visibility into the multi-FPGA prototype to compress the time it takes to debug SoC designs.  Privately held and funded, InPA was founded in 2007 in San Jose. Its corporate headquarters is at 22 Great Oaks Blvd. Suite 280, San Jose, CA 95119-1457, phone: (408) 362-1541, fax: (408) 362-9087. On the Web at:

Note:  InPA and Active Debug™ are trademarks of InPA Systems, Inc.    All other trademarks and registered trademarks are the property of their respective owners.  

For more information, contact:

Joe Gianelli

Liz Massingill

InPA Systems

Lee PR

Email Contact




SOURCE InPA Systems, Inc.

InPA Systems, Inc.
Joe Gianelli of InPA Systems
Phone: +1-831-252-6418
Email Contact
Liz Massingill of Lee PR
Phone: +1-650-363-0142
Email Contact for InPA Systems

Review Article Be the first to review this article

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Special Report: Machine Learning in EDA
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Remembering Jim Hogan
Colin WallsEmbedded Software
by Colin Walls
Variable declarations in C – plenty of pitfalls
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
AUGER: Celebrating Our Users
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
ASIC Engineer for Amazon at seattle, Washington
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
IPC APEX EXPO 2021 Goes Virtual at - Mar 8 - 12, 2021
ADAS Sensors 2021 at The Henry Hotel 300 Town Center Drive Dearborn MI - Apr 7 - 8, 2021
ISQED'21 - 22nd International Symposium at POB 607 Los Altos CA - Apr 7 - 9, 2021
SEMI MEMS & Sensors Industry Group (MSIG), MSTC 2021 at United States - Apr 13 - 15, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise