New Research Confirms Network on Chip Interconnect IP Improves System on Chip Economics for SoC Designers

SUNNYVALE, CA -- (MARKET WIRE) -- May 04, 2011 -- Network on chip interconnect IP such as that pioneered by Arteris can more than pay for itself in the first SoC design, according to a new white paper released today by Objective Analysis, a semiconductor market research firm. The white paper titled " NoC Interconnect Improves SoC Economics" points out that companies that adopted NoC interconnect IP reaped performance and cost benefits that more than offset their initial investment in the IP.

"In researching system on chip assembly and IP integration, we found that a network on chip interconnect approach allows design teams to build faster and better chips much more quickly than they could using conventional bus and crossbar interconnect fabrics," said Jim Handy, Director of Objective Analysis. "In every case that we examined we found that the economic benefits of smaller die size, shorter development cycles, and faster time to market more than offset the licensing cost of the technology, essentially allowing NoC technology to pay for itself in the first design."

Objective Analysis assessed data from four companies doing complex integrated circuit design. On average, their SoCs were comprised of 55 IP blocks, and the time and effort required to develop an interconnect strategy to connect them was considered one of the biggest challenges to meet demanding market requirements by design teams.

The inventor and leading supplier of network-on-chip (NoC) interconnect IP solutions is Arteris Inc., based in Silicon Valley and Paris, France. Arteris' FlexNoC interconnect IP products reduce routing congestion, ease timing closure, and enable fast IP swapping for the easy creation of SoC derivatives and quick response to engineering change orders (ECOs). In March, Arteris announced it was cash flow positive and profitable on an accounting basis for Q4 2010 due to significantly increased adoption of its FlexNoC network on chip interconnect IP products by major semiconductor manufacturer customers.

"The research by Objective Analysis quantifies the economic benefits of using NoC interconnect technology in today's SoCs," said K. Charles Janac, President and CEO of Arteris. "The ability of our network on chip technology to reduce wire routing congestion, ease timing closure, and facilitate quick IP block changes for SoC derivatives or late engineering change orders provides significant cost and revenue benefits over traditional bus and crossbar technologies."

About Arteris

Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.

Founded by networking experts, Arteris operates globally with headquarters in San Jose, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.

About Objective Analysis

Objective Analysis ( www.Objective-Analysis.com) offers third-party independent market research and data for the semiconductor industry and investors in the semiconductor industry.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more Arteris information, contact:
Kurt Shuler
Arteris, Inc.
+1 408-470-7300

Email Contact

Mike Sottak
Wired Island, Ltd.
+1 408-876-4418

Email Contact 





Review Article Be the first to review this article
Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification Automation for Designers
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Jobs
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
R&D Software Engineer for The Toro company at Perry, Oklahoma
Upcoming Events
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise