Analog Devices Reports Third Quarter 2016 Results

* The sum of the individual percentages does not equal the total due to rounding.

 
Analog Devices, Third Quarter, Fiscal 2016
 

Schedule E

Reconciliation from GAAP to Non-GAAP Revenue and Earnings Measures (In thousands, except per-share amounts)
(Unaudited)

See "Non-GAAP Financial Information" in this press release for a description of the items excluded from our non-GAAP
measures.

 

       
Three Months Ended
3Q 16   2Q 16   3Q 15
July 30,
2016
April 30,
2016
Aug 1,
2015
 
GAAP Gross Margin $ 572,290 $ 510,903 $ 569,037
Gross Margin Percentage

 

65.8

%

 

65.6

%

 

65.9

%
Acquisition-Related Expenses

 

1,888

   

 

1,476

   

 

1,307

 
Non-GAAP Gross Margin $ 574,178     $ 512,379     $ 570,344  
Gross Margin Percentage

 

66.0

%

 

65.8

%

 

66.1

%
 
GAAP Operating Expenses $ 303,583 $ 303,524 $ 303,768
Percent of Revenue

 

34.9

%

 

39.0

%

 

35.2

%
Acquisition-Related Expenses

 

(17,582

)

 

(17,517

)

 

(23,490

)
Acquisition-Related Transaction Costs

 

(8,310

)

 

 

(5,139

)
Restructuring-Related Expense

 

   

 

(13,684

)  

 

 
Non-GAAP Operating Expenses $ 277,691     $ 272,323     $ 275,139  

Percent of Revenue

 

31.9

%

 

35.0

%

 

31.9

%
 
GAAP Operating Income/Margin $ 268,707 $

207,379

$ 265,269
Percent of Revenue

 

30.9

%

 

26.6

%

 

30.7

%
Acquisition-Related Expenses

 

19,470

 

18,993

 

24,797

Acquisition-Related Transaction Costs

 

8,310

 

 

5,139

Restructuring-Related Expense

 

   

 

13,684

   

 

 
Non-GAAP Operating Income/Margin $ 296,487     $ 240,056     $ 295,205  
Percent of Revenue

 

34.1

%

 

30.8

%

 

34.2

%
 

GAAP Diluted EPS

$

0.74

$

0.55

$

0.68

Acquisition-Related Expenses

 

0.06

 

0.06

 

0.08

Acquisition-Related Transaction Costs

 

0.02

 

 

0.02

Restructuring-Related Expense

 

   

 

0.04

   

 

 

Non-GAAP Diluted EPS (1)

$

0.82

   

$

0.64

   

$

0.77

 
 

« Previous Page 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9  Next Page »



Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise