Mentor Graphics Enables Hardware/Software Co-Verification with StarCore Processor Models

SANTA CLARA, Calif.—(BUSINESS WIRE)—Sept. 28, 2004— Mentor Graphics Corp. (Nasdaq: MENT) today announced a technical collaboration with StarCore to offer Seamless(R) hardware/software co-verification processor models for StarCore's licensable processor cores, SC1200 and SC1400.

Developed to allow systems designers using Mentor's industry-leading Seamless co-verification environment to quickly incorporate StarCore processor subsystems into their designs, the support packages implement SC1200 and SC1400 cores and subsystems, as well as providing performance profiling for cache activities, memory accesses and software codes.

The StarCore model, when used with the Mentor Graphics(R) Seamless co-verification environment, enables software/hardware development in parallel, removing software from the critical path, reducing the risk of hardware iterations and increasing overall product quality. With increased visibility into a hardware design, designers can debug designs while they are exercised by production software running on the CPU.

"The Seamless hardware/software co-verification StarCore Processor Support Packages for SC1200 and SC1400 can help organizations significantly improve time-to-market by allowing them to develop in software before creating physical hardware," said Alex Bedarida, vice president of marketing and sales, StarCore. "Mentor Graphics is a known leader in the hardware/software co-verification space, and we are pleased to offer our customers this important and cost-saving package."

"Optimizing the performance of key software algorithms is critical for DSP system development," said Serge Leef, general manager, SoC Verification Division, Mentor Graphics. "The performance profiling features of Seamless and the StarCore Processor models provide an early, accurate analysis, ensuring confidence that specifications are being met."

Pricing and Availability

The Seamless hardware/software co-verification StarCore Processor Support Packages for SC1200 and SC1400 cores and subsystems are available now. More information is available at www.mentor.com/seamless.

About Seamless

Linking popular software development and debug tools with logic simulation, the Seamless environment delivers high performance co-verification months before a hardware prototype can be built. The Seamless environment enables software and hardware development to be parallel activities, removing software from the critical path and reducing the risk of hardware prototype iterations resulting from integration errors. User-controlled optimizations boost performance by isolating the logic simulator from software-intensive operations such as block memory transfers and algorithmic routines.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $675 million and employs approximately 3,800 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.

Mentor Graphics and Seamless are registered trademarks of Mentor Graphics Corporation. All other company and/or product names are the trademarks and/or registered trademarks of their respective owners.



Contact:
Mentor Graphics
Larry Toda, 503-685-1164

Email Contact
or
Weber Shandwick
Hayley Luz, 503-552-3726

Email Contact

Reviews:
Review Article
  • October 09, 2008
    Reviewed by 'Ryabtsev'
    Whether it is possible to apply a more simple method of formation of the tests? Look the file in http://ramtesters.netfirms.com
    Thanks for your answer. Professor Ryabtsev.


      Was this review helpful to you?   (Report this review as inappropriate)


For more discussions, follow this link …
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise