Toshiba Expands Lineup of Embedded NAND Flash Memory Products for Automotive Applications

Supports AEC-Q100 Grade2 Requirements

IRVINE, Calif., Dec. 20, 2016 — (PRNewswire) —   Toshiba America Electronic Components, Inc. (TAEC)* today announced the launch of JEDEC®[1] e-MMCTM Version 5.1[2]-compliant embedded NAND flash memory products supporting AEC-Q100 Grade2 [3] requirements. The new product lineup consists of densities of 8 gigabyte (GB), 16GB, 32GB and 64GB, and is well suited to the demanding requirements of the automotive infotainment market.

As consumer demand for connected cars grows, the need to support the data storage demands of increasingly complex automotive applications – for example, ADAS [4] and autonomous driving systems – grows as well. Toshiba is meeting this demand by reinforcing its lineup of high-performance, high-density memory products.

In the automotive market, the development of car infotainment – ADAS and autonomous driving systems – has created an increased demand for NAND flash memory. Accelerated processing power and increased data storage capacity are crucial to enabling these new technologies, and Toshiba's e-MMC has emerged as the data storage technology of choice for automotive applications.

Toshiba's e-MMC parts integrate NAND chips and are fabricated using its 15nm process technology with a controller to manage basic control functions for NAND applications in a single package. The new products enhance Toshiba's existing lineup of automotive e-MMC devices by offering support for applications such as instrument clusters, which require storage solutions that operate at higher temperatures (up to 105°C).

New Product Lineup

Product Name

Capacity

Temperature Range

Package

THGBMHG6C1LBAB6

8GB

-40° C ~105° C

11.5x13x0.8mm

THGBMHG7C2LBAB7

16GB

-40° C ~105° C

11.5x13x1.0mm

THGBMHG8C4LBAB7

32GB

-40° C ~105° C

11.5x13x1.0mm

THGBMHG9C8LBAB8

64GB

-40° C ~105° C

11.5x13x1.2mm

 

Key Features

  • Handles essential functions, including bad block management, error correction and driver software.
  • Simplifies system development, allowing manufacturers to minimize costs and speed up time to market for new and upgraded products.
  • Enhances usability with new features[5] standardized in JEDEC e-MMC Version 5.1, including BKOPS control, cache barrier, cache flushing report, large RPMB write and command queuing.
  • Supports operational temperature range of -40°C to 105°C.
  • Meets AEC-Q100 Grade2 specifications.

Key Specifications

Interface

JEDECe-MMC V5.1 standard
HS-MMC interface

Capacity

8GB, 16GB, 32GB, 64GB

Power Supply Voltage

 2.7-3.6V (Memory core)
1.7V-1.95V, 2.7V-3.6V (Interface)

Bus Width

x1, x4, x8

Temperature Range

-40oC to 105oC

Package

153Ball FBGA

11.5mm x 13.0mm

 

Toshiba is also currently developing automotive UFS [6] products that will support AEC-Q100. Sample shipments of the new e-MMC devices begin today, with mass production scheduled for the second quarter of 2017. For more information, please visit toshiba.com/technologymoves, read the TAEC Memory Blog and follow the company on Facebook and Twitter.

Notes
[1] JEDEC is a registered trademark of JEDEC Solid State Technology Association.
[2] e-MMC is a product category for a class of embedded memory products built to the JEDEC e-MMC Standard specification and is a trademark of the JEDEC Solid State Technology Association.
[3] Electrical component qualification requirements defined by the AEC (Automotive Electronics Council).
[4] Advanced Driving Assistant System
[5] "BKOPS control" is a function where the host allows the device to perform background operation when the device is idle. "Cache Barrier" is a function that controls when cache data is written to the memory chip. "Cache Flushing Report" is a function that informs the host if the device's flushing policy is FIFO (First In First Out) or not. "Large RPMB write" is a function that enhances the data size that can be written to the RPMB area to 8KB.
[6] Universal Flash Storage: Product category for a class of embedded memory products built to the JEDEC Standard specification.

*The products are labeled based on the memory chip(s) it contains, not the amount of memory capacity available for data storage by the end user. Part of the capacity is reserved for device management. Please refer to the data sheet or your local Toshiba sales representative. (For purposes of measuring memory capacity in this context, 1GB = 1,073,741,824 bytes).

Product density is identified based on the density of memory chip(s) within the Product, not the amount of memory capacity available for data storage by the end user. Consumer-usable capacity will be less due to overhead data areas, formatting, bad blocks, and other constraints, and may also vary based on the host device and application. For details, please refer to applicable product specifications.

1 | 2  Next Page »
Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
RF Design Engineer for Blockwork IT at San Francisco, California
Senior Staff Engineer for Samsung Electronics at San Jose, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Hardware System Engineer for Google at Mountain View, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise