Aldec @ DAC 2018: Presenting Innovative SoC Design & Verification Methodologies
[ Back ]   [ More News ]   [ Home ]
Aldec @ DAC 2018: Presenting Innovative SoC Design & Verification Methodologies

We are excited to present our latest breakthrough innovations in SoC Design & Verification at DAC 2018. Together with our product and technology experts, we will demonstrate cutting-edge verification methodologies in the areas of Emulation and Prototyping, Mixed-Signal and Mixed-Language Simulation, Machine Learning, High-Performance Computing, Static Design Verification and Embedded Vision for Automotive.


Technical Sessions and Demos

June 25-27, 2018 from 10:00 AM to 6:00 PM @ Booth #2628

How to Register: Email us at with the following information (Presentation Title, Full Name, Company Name, Date and Time).

The following presentations will be offered continuously at the Aldec booth throughout the day. Don’t forget to visit our coffee bar while you’re there!


Presentation Track 01: Single Platform for ASIC/SoC Emulation and Prototyping

Presentation Track 02: Mixed-Signal and Mixed-Language Simulation Solutions

Presentation Track 03: Static Design Verification Methodologies           

Presentation Track 04: Machine Learning, High Performance Computing & Embedded Vision

Presentation Track 05: Traceability and Reusability for Safety Critical Projects

Aldec LogoAldec is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Embedded, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.