Arteris IP FlexNoC Interconnect Licensed by Lynxi Technologies for Artificial Intelligence (AI) Chips

CAMPBELL, Calif. – March 5, 2019 – Arteris IP, the world’s leading supplier of innovative, silicon-proven  network-on-chip (NoC) interconnect intellectual property, today announced that Lynxi Technologies has licensed  Arteris IP FlexNoC Interconnect for use in its high-performance neural network processing chips.

Lynxi is a technology startup based in Beijing with technology leaders hailing from world-renowned Tsinghua University.

"Arteris IP is excited that the Lynxi team has chosen FlexNoC interconnect IP as the network-on-chip communications backbone for their deep learning AI chips,” said K. Charles Janac, President and CEO of Arteris IP. “We look forward to partnering with Lynxi Technologies as they innovate through highly-efficient hardware acceleration of AI algorithms.”

About Arteris IP

Arteris IP provides  network-on-chip (NoC) interconnect IP to accelerate system-on-chip (SoC) semiconductor assembly for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as  BaiduMobileyeSamsungHuawei / HiSiliconToshiba and  NXP. Arteris IP products include the  Ncore cache coherent and  FlexNoC non-coherent interconnect IP, the  CodaCache standalone last level cache, and optional  Resilience Package (ISO 26262 functional safety)FlexNoC AI Package, and  PIANO automated timing closure capabilities. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit  www.arteris.com.



Contact:

Kurt Shuler
Arteris IP
+1 408 470 7300
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Trends in the Semiconductor Design Ecosystem
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Arteris IP Extends IP-XACT to UVM Testbenches
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification Automation for Designers
Jobs
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Design Verification Engineer II for Synopsys, Inc. at Mountain View, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
SEMI Europe Summit at Online, Central European Time Germany Germany - Sep 1 - 3, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise