STMicroelectronics Reports 2020 First Quarter Financial Results

PR No: C2954C

  • Q1 net revenues $2.23 billion; gross margin 37.9%; operating margin 10.4%; net income $192 million
  • Q1 net financial position(1) $668 million
  • Business outlook at mid-point: Q2 net revenues $2.0 billion and gross margin of 34.6%

Geneva, April 22, 2020 - STMicroelectronics (NYSE: STM), a global semiconductor leader serving customers across the spectrum of electronics applications, reported U.S. GAAP financial results for the first quarter ended March 28, 2020. This press release also contains non-U.S. GAAP measures (see Appendix for additional information).

ST reported first quarter net revenues of $2.23 billion, gross margin of 37.9%, operating margin of 10.4%, and net income of $192 million or $0.21 diluted earnings per share.

Jean-Marc Chery, STMicroelectronics President & CEO, commented:

  • In the first quarter of 2020, net revenues increased 7.5% year-over-year, led by higher sales of our Imaging products and growth in Analog and Microcontrollers, partially offset by lower sales in Automotive, Power Discrete and Digital. Operating margin improved to 10.4% and net income increased 7.9% to $192 million.
  • “Our revenues came in about 5% below the mid-point of our outlook when entering the quarter. The COVID-19 outbreak and subsequent containment measures by governments around the world brought challenges in our manufacturing operations and, especially in the last few days of the quarter, logistics. Our Q1 gross margin of 37.9% was largely in line with our mid-point target.
  • “We exited the first quarter with a stable net financial position of $668 million, available liquidity of $2.7 billion and available credit facilities of $1.1 billion.
  • “Our second quarter outlook is taking into account the declining demand environment, especially in Automotive, as well as the ongoing operational and logistics challenges due to current governmental regulations. We anticipate that all of our manufacturing sites will be operational. Some of them will run at reduced capacity, with unsaturation charges currently estimated to be about 400 basis points.
  • “We will drive the Company based on a plan for FY20 revenues between $8.8 billion and $9.5 billion. We plan for growth in the second half over the first half to be in the range of $340 million to $1.04 billion. Growth will be driven by already engaged customer programs and the removal of supply constraints. The growth range is linked to the evolution of the market.
  • “We have reduced our CAPEX plan for 2020 from $1.5 billion to a range between $1.0 billion to $1.2 billion.
  • “In response to the global COVID-19 pandemic, we will continue to ensure the health and safety of all our employees and to execute our business continuity plans, working with our customers, partners and the communities where we operate.”

        
Quarterly Financial Summary (U.S. GAAP)

(US$ m, except per share data) Q1 2020 Q4 2019 Q1 2019 Q/Q Y/Y
Net Revenues $2,231 $2,754 $2,076 -19.0% 7.5%
Gross Profit $846 $1,081 $818 -21.8% 3.5%
Gross Margin 37.9% 39.3% 39.4% -140 bps -150 bps
Operating Income $231 $460 $211 -49.8% 9.4%
Operating Margin 10.4% 16.7% 10.2% -630 bps 20 bps
Net Income $192 $392 $178 -51.0% 7.9%
Diluted Earnings Per Share $0.21 $0.43 $0.20 -51.2% 5.0%

<

1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11  Next Page »



Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Trends in the Semiconductor Design Ecosystem
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Arteris IP Extends IP-XACT to UVM Testbenches
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification Automation for Designers
Jobs
Design Verification Engineer II for Synopsys, Inc. at Mountain View, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Logic Design Engineer for Intel at Santa Clara, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Upcoming Events
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
SEMI Europe Summit at Online, Central European Time Germany Germany - Sep 1 - 3, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise