Sequence Extends EM And V-drop Analysis To Full-Custom Designs; Speedview-AMS To Offer New Power-Rail Analysis Capabilities

SANTA CLARA, Calif.—(BUSINESS WIRE)—Aug. 28, 2006— Combining its award-winning Columbus-AMS extraction engine with electromigration and voltage-drop components from its CoolTime dynamic voltage-drop product, Sequence Design has created Speedview-AMS, the latest in a series of new tools for power-rail analysis. Speedview-AMS enables designers to diagnose EM and V-drop issues in full-custom designs.

"Columbus-AMS with Speedview allows designers to extract and analyze power rails in existing LVS flows using an up-to-date, high-capacity viewer for analyzing electromigration and voltage-drop problems," said Dr. Rob Mathews, Sequence vice president of extraction products. "Unlike general-purpose viewers, Speedview directly assists in finding, visualizing, and deciding how to fix EM violations and voltage drop in a design."

Speedview-AMS Feature Summary

Speedview-AMS uses geometric and parasitic information directly from Columbus-AMS, overlaying analysis results from external simulation. Key features and benefits are:

-- Visualize and quickly isolate electromigration and voltage-drop problems using tailored, geometric displays of per-net parasitic and analysis data

-- Find every violation, and document how to fix it, using interactively controlled violations displays with search, annotation, and save functions

-- Diagnose voltage drop with an uncluttered, parasitic-only view showing complete parasitic and device properties

-- Visualize overall trends or fine details of analytic data using interactively controlled color maps of rail polygons

The Columbus extraction product family is part of Sequence's high-performance, low-power design lineup which also includes PowerTheater, CoolPower, CoolCheck, and CoolTime, providing RTL and full-chip power analysis and optimization tuned to the design challenges facing engineers at 90nm and below. Columbus-AMS is both a foundation for the company's RTL-to-silicon, power-aware design tools for SoCs and the industry's leading RLC parasitic extraction tool for high-performance digital and analog/mixed-signal designs.

Columbus-AMS is fully integrated with Cadence's Analog Design Environment, and operates with Calibre, Diva, and Assura LVS tools for total flow compatibility in a familiar and trusted environment. More than 100 Sequence customers have achieved successful, high-performance tapeouts using Columbus-AMS extraction. For more information:


Price for a one-year TBL is $91,500 for Columbus-AMS with Speedview-AMS EM/V-drop analysis. The package includes integration with Synopsys's HSIM-PWRA (Lexsim) simulator.

About Sequence

Sequence Design accelerates the ability of SoC designers to bring high-performance, power-aware ICs quickly to market. Sequence's power and signal-integrity software solutions give customers the competitive advantage necessary to excel in aggressive technology markets, despite the demanding complexity and time-to-market issues of nanometer design. Sequence serves over 150 customers worldwide, in application segments such as consumer, wireless, mobile computing, multimedia, cell phones, digital cameras, network-on-chip processors, and other power-sensitive markets. The company was named by Reed Electronics as one of the top 10 companies to watch in the electronics industry, and was recently selected as one of high-tech's Top 100 companies by siliconindia magazine. Sequence has worldwide development and field-service operations and is privately held. Please see

All trademarks mentioned herein are the property of their respective owners.

Sequence Public Relations
Jim Lochmiller, 541-821-3438

Email Contact

Review Article
  • October 09, 2008
    Reviewed by 'Sunny'
    I too find the article a little misleading in some parts. Though it does state the facts correctly later, in some places the words are misleading. The webpage of Cooltime says it is indeed a cell based Vdrop Analysis tool. But its usage in the article gives an impression to the reader that Vdrop capabilities have been borrowed from the Cooltime. Later in the article it's evident that this is not quite true since an external simulation is actually done for analysis.
    The hype about speedview is that there is now a viewing capability provided with extraction as has been the case with most other competing products in the AMS design space. Good job done by Sequence, being a small company.

      Was this review helpful to you?   (Report this review as inappropriate)

  • October 09, 2008
    Reviewed by 'Vinay'
    The headline was very catchy and seemed impressive. After reading many times over I could read the fine print which brought about more clarity about the exact features. I didn't find it particulary high class engineering.
    To be precise Speedview does not offer any Vdrop analysis per-se, but has been now able to overlay the voltage values at different points, on top of the existing layout.
    The voltage values come from an external simulation. Speedview reads these values which need to specified in its own format. Then it annotates them on the layout geometries. Except a convenience of display there is hardly any information addition made by Speedview.
    The role of Cooltime isn't really visible. Cooltime analyzes cell based designs only. The above feature of displaying Vdrop values has nothing to do with either cell base or full custom designs. There is no SPICE simulation done by either Columbus and Cooltime and is left to the user.
    The claims made in the article seem to be exaggerated, and I request them to be reworded. Please change the headline to "Sequence OVERLAYS result of Vdrop analysis in the layout viewer"

      Was this review helpful to you?   (Report this review as inappropriate)

For more discussions, follow this link …

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Software Engineer for EDA Careers at RTP, North Carolina
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise