BitWave Semiconductor Selects Berkeley Design Automation Analog FastSPICE(TM) and Noise Analysis Option(TM) for Programmable CMOS RF Transceiver Verification

SANTA CLARA, Calif.—(BUSINESS WIRE)—August 22, 2008— Berkeley Design Automation Inc., provider of Precision Circuit Analysis technology for advanced analog and RF integrated circuits (ICs), today announced that BitWave Semiconductor, Inc., a fabless semiconductor company and innovator of programmable radio frequency integrated circuits (RFIC), has selected the company's Analog FastSPICE circuit simulator and Noise Analysis Option device noise analyzer for verification and noise analysis of their programmable CMOS RF transceiver.

"Verifying our programmable CMOS RF transceivers requires full-circuit simulation and transistor-level noise analysis, said Geoff Dawe, CTO at BitWave. We selected Analog FastSPICE for our next-generation products after verifying its true SPICE accuracy and performance on our current products. We also chose the Noise Analysis Option so we could perform transistor-level device noise analysis on our complex analog/RF circuits including ADCs, mixers, and PLLs.

Berkeley Design Automation tools include Analog FastSPICE circuit simulation, Noise Analysis Option device noise analyzer, RF FastSPICE periodic analyzer, and PLL Noise Analyzer. The company guarantees true SPICE accuracy, defined as identical waveforms to the leading "golden" SPICE simulators down to noise floor (typically 0.1% or less) while delivering 5x-10x higher performance and 5x-10x higher capacity. It achieves this by using advanced algorithms and numerical analysis techniques to rapidly solve the full-circuit matrix and the original device equations without any shortcuts that could compromise accuracy.

Design teams from top-10 semiconductor companies to leading startups use Berkeley Design Automation tools to solve big analog/RF verification problems. Typical applications include characterizing complex blocks (e.g., PLLs, ADCs, DC:DC converters, PHYs, Tx/Rx chains) and running performance simulation of full circuits (e.g., wireless transceivers, wireline transceivers, high-speed I/O macros, memories, microcontrollers, data converters, and power converters).

"We are excited that BitWave Semiconductor has selected Analog FastSPICE and Noise Analysis Option for their programmable CMOS RF transceiver," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "Delivering high performance, low-power multi-standard programmable RF transceivers is a tremendous challenge. BitWave's selection of Berkeley Design Automation tools further validates the strong competitive advantage our Precision Circuit Analysis technology provides to leading-edge designers of highly-integrated analog/ RF transceivers."

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in advanced analog/RF verification. Its Precision Circuit Analysis technology combines the accuracy, performance, and capacity needed to verify GHz designs in nanometer-scale silicon. Berkeley Design Automation has received numerous awards including EDN Magazine's 2006 Innovation of the Year, the 2006 Red Herring 100 North America, and the 2007 Red Herring Global 100 Finalist. Founded in 2003, the company is funded by Woodside Fund, Bessemer Venture Partners, Matsushita Electric Industrial Co. Ltd., and NTT Corporation. For more information, see http://www.berkeley-da.com.

Analog FastSPICE, Noise Analysis Option, RF FastSPICE, PLL Noise Analyzer, WaveCrave, and Precision Circuit Analysis are trademarks and Berkeley Design is a registered trademark of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

PR for Berkeley Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact


Rating:
Reviews:
Review Article
For more discussions, follow this link …


Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise