Growing RISC-V Ecosystem to Share New Developments and Momentum at DAC 2018
[ Back ]   [ More News ]   [ Home ]
Growing RISC-V Ecosystem to Share New Developments and Momentum at DAC 2018

RISC-V Foundation and members to exhibit and participate in a variety of speaking tracks

SAN FRANCISCO — (BUSINESS WIRE) — June 24, 2018 — The RISC-V Foundation:

WHERE: DAC 2018, West Hall, Level Two at Booth #2638; Moscone Center West, 800 Howard St, San Francisco, CA 94103

WHEN: Sunday, June 24 to Wednesday, June 27, 2018

WHAT: The RISC-V Foundation will share updates on new projects, products and implementations from its expansive membership at DAC 2018. The RISC-V Foundation will be exhibiting with member companies Imperas Software, Microsemi, SiFive, Syntacore, UltraSoC and Western Digital at Booth #2638.

The RISC-V Foundation will be hosting a scavenger hunt for attendees to learn more about members at the booth. Scavenger hunt participants will be entered into drawings to win prizes from members. At its booth the RISC-V Foundation will also be hosting presentations from member companies each day of the show. The schedule of poster presentation sessions at the booth is as follows:

Monday, June 25, 2018:

Tuesday, June 26, 2018:

Wednesday, June 27, 2018:

DAC has invited the RISC-V Foundation to present the  RISC-V Ecosystem – Reshaping the CPU Landscape workshop on Sunday, June 24 from 1 p.m. to 4 p.m. PT in room 3018. The sessions will detail how the free and open RISC-V instruction set architecture (ISA) is creating a paradigm shift in industry, reinvigorating semiconductor design and reshaping traditional business models. Sessions will include:

Members of the RISC-V Foundation are participating in additional sessions including:

For more information about RISC-V activities at DAC, please visit: https://riscv.org/2018/05/risc-v-at-design-automation-conference-dac/.

To schedule a meeting with the RISC-V Foundation or a member organization, please email:  DAC2018@riscv.org. To learn more about the RISC-V Foundation, its open, free architecture and membership information, please visit:  https://riscv.org.

About RISC-V Foundation

RISC-V (pronounced “risk-five”) is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Founded in 2015, the RISC-V Foundation comprises more than 100 member organizations building the first open, collaborative community of software and hardware innovators powering innovation at the edge forward. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation. The RISC-V Foundation, a non-profit corporation controlled by its members, directs the future development and drives the adoption of the RISC-V ISA. Members of the RISC-V Foundation have access to and participate in the development of the RISC-V ISA specifications and related HW / SW ecosystem.



Contact:

Media:
Racepoint Global for RISC-V Foundation
Allison DeLeo, +1-415-694-6700
Email Contact