May 23, 2005
Interview with Sandipan Bhanot CEO of Knowlent
Please note that contributed articles, blog entries, and comments posted on are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Jack Horgan - Contributing Editor

by Jack Horgan - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

Which interface does you product address?
In March we announced PCI Express Generation 1 and Serial ATA for about $65K for a one year license. Before DAC we will announce XAUI and DDRII. And after DAC, we will announce 1/10 GE, Hypertransport and PCI express G2. Eventually the idea is to give people a platform where they can build their own either custom or standard interface.

This is something that could happen at different levels. Here we are mainly talking Spice but as the abstraction level goes up on the analog side we have Verilog e, Verilog AMS and behavioral modeling that mimic some of the Spice type of effects. The adapters we have will change a little bit to stay in tune with that.

What are the primary benefits of your solution?
One benefit they get is 100% spec compliance. That's important because some things were extremely hard to do before our platform was in place. Many customers used to wait for silicon to come back and actually test it on the bench as opposed to doing extremely complicated measurements such as return loss and taking jitter and breaking it into deterministic, random and periodic jitter upfront. Clearly Spice simulators did not have that capability and it was very difficult to extract the data and write your own.

We have anecdotes from some companies of 5 respins of silicon. Silicon comes back, they try to debug, try to fix that, tape it out again and so on and so forth. There is a lot of time that used to be spent in setting up the design for various types of test that is now gone, given that we have the adapter technology. People do not have to worry about getting the various load modules, for example if you have a theta ribbon, how do you model that? If you have standard connectors, how do you model that? If you have standard memory parts that you want to test your DDRII interface with, how do you model that? All these standard types of models that are either specific to the interface or that are widely used are provided in the package

Analog designers are somewhat notorious for doing things their own way. Managers really like using a platform like this that becomes a standard methodology that is prevalent inside their company.

This is also a swift debugging environment capability platform where people across groups can share data and see what went wrong.

What do customers say about the product line?
Callan Carpenter, ARM's VP and GM of PHY Solutions, says "ARM's high-speed PHYs are at the forefront of the high-performance interface IP market. Our customers hold us to a high standard of quality, and Knowlent's OPAL EVP tools play an important role in helping us achieve that standard. The OPAL PCI Express EVP helped us save valuable time during the design of our 3G PHY, and introduced a measure of independence between the design and verification process - an important characteristic of any good verification strategy. We anticipate working closely with Knowlent as they develop EVPs to support additional interface standards."

What is your biggest challenge next year?
Our challenge at this point is just execution. We are a startup. We still don't have a lot of money. We must be very careful as to what we undertake. What do we do first? How do we prioritize? Other than execution, in terms of whether the market exists and whether the product is going to be built, the market and development risks in my mind are not that high. It is really the execution.

The top five articles over the last two weeks as determined by the number of readers were

Cadence Promotes 4 Senior Leaders and Appoints Controller and HR Chief

Synopsys Announces CFO Transition: Steve Shevick, Synopsys chief financial officer, has decided to leave the company to pursue an opportunity with a private company outside the EDA industry

Mentor Graphics Attacks Verification Bottlenecks with New Questa Verification Products; Supports SystemVerilog, VHDL, PSL, and SystemC

Synopsys Posts Financial Results for Second Quarter of Fiscal 2005

Bosch Selects MatrixOne PLM to Drive Collaboration and Speed Product Development

Other EDA News

Ruling Issued on Magma's Motion to Dismiss; Synopsys' Fraud Allegations "Fail to Meet the Pleading Requirements"

HP Reports Second Quarter 2005 Results

EVE Extends ZeBu Platform Capabilities, Adds Transaction-Level Interface to Native Testbench in Synopsys' VCS Comprehensive RTL Verification Solution, Support for SystemVerilog Assertions and Design Clustering of Up to 64 FPGAs

VLSI Design and Education Center Joins OCP-IP

Cadence Senior Vice President and Chief Financial Officer, Bill Porter, and Senior Vice President Marketing, Ajay Malhotra, to Present at the JPMorgan Technology Conference

Mentor Graphics Attacks Verification Bottlenecks with New Questa Verification Products; Supports SystemVerilog, VHDL, PSL, and SystemC

Sigrity Breakthrough Solution Optimizes Performance of Chip/Package Power Delivery Systems; CoDesign Studio is First Solution to Co-Simulate Complete Package and Chip Together

Celoxica Multi-Purpose FPGA Board Delivers Breakthrough Price And Performance

Other IP & SoC News

Samsung Selects Microtune's Single-Chip Tuner to Enable Digital Cable-Ready TVs for the U.S. Market; Samsung Deploys Microtune's High-Performance MicroTuner MT2121 Tuner and MT1110 Amplifier in RF Module for Digital TVs.

ANADIGICS Announces Production Shipments of WCDMA Power Amplifier Modules to Samsung Electronics

Dr. Young Hwan Oh Named President of DongbuAnam Semiconductor

Silicon Image Appoints Industry Veteran Masood Jabbar to Board of Directors

Zarlink Semiconductor Releases Fourth Quarter and Fiscal 2005 Results

Corelis Announces JTAG Emulation Support for AMCC's PowerPC 440EP Processor; Corelis' CodeRunner-PPC4XX JTAG Emulator Directly Supports Multiple PowerPC4XX Processors in a System

Now Shipping: New Cyclone II Development Kits for Nios II Embedded Processor, DSP, and PCI Designs

NexFlash, Lattice Announce spiFlash Memory Support for Lattice FPGA Devices; spiFlash Serial Flash Memories Provide Efficient Configuration Solution for LatticeECP, LatticeEC FPGA Designs

QP Semiconductor Names John O'Boyle Director of Business Development

Atmel and Tower Semiconductor Announce Joint CMOS Image Sensor Technology and Product Development Agreement; Tower's 0.18-Micron Technology Will Be Used in Atmel's Next-Generation CMOS Image Sensor Products

Oxford Semiconductor to Introduce Ground-Breaking Range of SATA Bridge Chips for External Storage

Atmel Announces Intention to Sell Nantes, France Semiconductor Fab

Micron Technology, Inc., Demonstrates Leading Imaging Technology with Industry's First 1.7-Micron Pixel CMOS Sensor

New Leading Edge Semiconductor Company Launched by Industry Pioneer and Visionary Atiq Raza

National Semiconductor Introduces Industry's First Analog Voltage Monitor With JTAG Interface

CEVA Unveils a New Addition to the Powerful CEVA-X DSP Family

Chipidea Secures 12M Euro in Series B Funding

« Previous Page 1 | 2 | 3 | 4 | 5  Next Page »

You can find the full EDACafe event calendar here.

To read more news, click here.

-- Jack Horgan, Contributing Editor.


Review Article Be the first to review this article

Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Software Engineer for EDA Careers at San Jose, California
Upcoming Events
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 22 - 26, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise