March 15, 2010
Static Timing Analysis Is Not Staying Static
Please note that contributed articles, blog entries, and comments posted on are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Gabe Moretti - Contributing Editor

by Gabe Moretti - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

Olympus-SoC supports the Unified Power Format (UPF) throughout the netlist-to-GDSII flow, including the ability to describe design intent through power state definition tables.


Unlike most of the products from the other vendors covered in this article, Prolific's ProTiming is a tool designed to work with Synopsys Prime Time. Unlike other optimization tools, which modify RTL, the standard-cell libraries, or placement, ProTiming is a final-pass solution that is run on a "completed" design. ProTiming runs Synopsys' PrimeTime to measure performance. ProTiming performs design-specific timing optimization during the static timing analysis step of the physical design flow. The software makes use of cells already existing in the library and can provide a 5-10% performance increase without modifying RTL or adding new cells to the library. If desired, ProTiming can also specify new cells that are created as needed, either by traditional methods or automatically by Prolific's ProGenesis tool suite, for an additional 5-10% performance increase.

The result before and after the final pass timing optimization are consistent with the Prime Time results, since the RTL has not been modified. In conjunction with PrimeTime SI, ProTiming also fixes signal integrity problems and removes hold time violations. Improvements are gained in addition to any optimizations that were made earlier in the design process. ProTiming minimizes the impact of its changes on the design, and produces a change file for an ECO, if required.

ProTiming also supports a more aggressive approach; ProTiming will replace all cells after STA with low L (low power) or half drive strengths, then fix timing by increasing the drive strengths only in the critical paths required to meet timing. The company claims that this methodology results in power savings of up to 20% or more.


Simucad's AccuCore is not a traditional STA tool, and, just like ProTiming does not aim to replace Prime Time or any other full circuit STA tools. AccuCore is a block characterization and modeling tool that uses STA techniques to achieve the following goals.
  • Generates Synopsys' Liberty (.lib) timing models, generates a gate-level verilog netlist and generates or reads DSPF files for STA
  • Exports fully sensitized SPICE deck for selected critical paths and clocktrees with measurements
  • Automatically partitions blocks into cells
  • Automatically extracts cell functions and generates vectors required for accurate SPICE characterization
  • Includes fast API-based SmartSpice characterization engine
  • Complete block and full-chip gate-level STA environment for rapid bottleneck analysis and timing verification.

Ever since the beginning of the EDA industry, tools developers have had to trade off accuracy with execution speed. Low execution speed means that designers are idle while waiting for results in order to fix bugs or improve the quality of the design. Lower accuracy may mean that a circuit which is thought to be good will either not have good yields or have functional faults. Although in the previous century market conditions could allow companies to accept slower execution speeds in favor of accuracy, today consumer driven markets make this choice unrealistic.

The penalty for not being first in the market, or for missing the optimum release date, often means the loss of million of dollars. Tools must be both accurate and fast in order to keep development time to a minimum. Unfortunately for EDA vendors, circuit sizes continue to increase, and smaller process geometries increase the complexity of the analysis by requiring designers to consider more and more parasitic effects that can negatively impact the performance of their circuits.

Credit must be given to EDA vendors for continuing to improve the tools to meet the new challenges. It is unfortunate that the EDA industry has not yet found a way to generate profits commensurate to its contribution to the semiconductors and entire electronics industry.

« Previous Page 1 | 2 | 3             

You can find the full EDACafe event calendar here.

To read more news, click here.

-- Gabe Moretti, Contributing Editor.

Review Article
  • Re: Static Timing Analysis Is Not Staying Static August 25, 2020
    Reviewed by 'maaz23'

    It can be true that we have got the roblox robux generator at this website and this is just a miracle to know about such a thing.

      Was this review helpful to you?   (Report this review as inappropriate)

  • Director March 15, 2010
    Reviewed by 'Linming Jin'
    I like the title: Static Timing Analysis Is Not Static. It's a good summary of commercial EDA timing tools. Yet, there is another timing tool, not from pure EDA vendor though, EinsTimer from IBM. EinsTimer is far ahead of any other timing tools in SSTA.

      One person of 2 found this review helpful.

      Was this review helpful to you?   (Report this review as inappropriate)

For more discussions, follow this link …

 Advanced Asembly

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
IBM’s 2nm chip; EDA updates; AI updates; acquisitions
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Next Week’s Main Event: The ESD Alliance CEO Outlook
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
SerDes Applications Design Engineer for Xilinx at San Jose, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
True Circuits PHY

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise