All Categories : EDA Tutorials Bookmark and Share

Title : MT-025: ADC Architectures VI: Folding ADCs
Company :
Date : 25-Mar-2009
Downloads : 45

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

The "folding" architecture is one of a number of possible serial or bit-per-stage architectures. Various architectures exist for performing A/D conversion using one stage per bit, and the overall concept is shown in Figure 1. A multistage pipelined subranging ADC with one bit per stage and no error correction is basically a bit-per-stage converter. In practice, this type of pipelined converter generally uses a 1.5 bit per stage approach to provide error correction (this is discussed in more detail in Reference 1).
User Reviews More Reviews Review This File
Aldec

Featured Video
Jobs
Embedded Firmware Engineer for FlexRadio at Austin, Texas
Senior RF Design Engineer for Lockheed Martin at Chelmsford, Massachusetts
Electronics Component Engineer for Lockheed Martin at Huntsville, Alabama
Hardware Design Engineer for FlexRadio at Austin, Texas
Upcoming Events
Embedded Systems Conference (ESC) Silicon Valley at San Jose Convention Center San Jose CA - Aug 27 - 29, 2019
MEMS & Imaging Sensors Summit at World Trade Center Grenoble France - Sep 25 - 27, 2019
Embedded Systems Week (ESWEEK) at New York City NY - Oct 13 - 18, 2019
TrueCircuits: UltraPLL



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise