All Categories : EDA Tutorials Bookmark and Share

Title : Resource Utilization Statistics for FPGA VIs
Company :
Date : 10-Dec-2008
Downloads : 18

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

A major consideration when programming FPGAs is the amount of circuitry the code uses on the chip. It is sometimes useful to know how much space a specific funtion, or VI, will use when translated to look up tables (LUTs) and flip-flops. This document includes complete resource utilization statistics for each VI on the FPGA Functions Palette. Due to architectural changes between different FPGA Chip families, each VI will require a different amount of logic on different FPGAs.
User Reviews More Reviews Review This File
eryterytrey - erytery - Report As Inappropriate
Aldec

Featured Video
Jobs
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
ISS Europe at Brussels Belgium - Sep 1 - 3, 2020
Robotics Summit & Expo at Hynes convention center Boston MA - Sep 24 - 25, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise