Designing Switched-Mode Power Supplies in the High di/dt Era Seminar

The Keysight Power Electronics Design Workflow


The increasing demand for reliable, low cost, high power density power electronics is driving up the edge speed (di/dt) of switched mode power supplies. In this high di/dt era, layout parasitics become increasingly troublesome. Traditional design techniques are inadequate. A new methodology that combines the effects of the layout artwork with the lumped components is needed.


At Keysight we are the experts in accounting for layout parasitics, because our EDA tools integrate Electromagnetic (EM) field solvers with the circuit simulators. Our PE customers use our tools to see the effect of “good” and “bad” layouts on the device stress, conversion efficiency, Electromagnetic Interference and compatibility (EMI/EMC), etc. without having to “solder and see” and building and testing a bunch of costly and time-consuming prototypes 36860


36859 In these complimentary seminars you will learn about a complete design flow that addresses these challenges:
  • How to gain insight on important performance metrics such as efficiency and reliability of your design
  • Pinpoint and fix the root cause of, for example, surge voltage overstress from layout parasitics
  • Model EMI/EMC in a “virtual chamber”


Register Now
You are registered as: [_EMAIL_].

CafeNews is a service for EDA professionals. EDACafe respects your online time and Internet privacy. Edit or Change my newsletter's profile details. Unsubscribe from sponsor newsletter.

Copyright © 2020, Internet Business Systems, Inc. — 25 North 14th Steet, Suite 710 San Jose, CA 95112 — +1 (408) 882-6554 — All rights reserved.