Mentor Graphics - White Paper Offer

Dedicated ASIC Design is Now Cost Effective,
Due to Readily Available Production Capacity, Low Cost Tools
and Lower Priced Masks

There is no need to buy expensive, leading-edge design tools intended for advanced nanometre SoC design. This paper presents an overview of mature process technologies suitable for applications like Internet of things (IoT).

Read this white paper to learn how:

  • IP blocks and analog circuit blocks are used to reduce design time and risk
  • Multi-Project wafer services can be used to reduce costs and risks in mask and wafer production
  • Low cost design tools, such as Tanner EDA HiPer Silicon, support HDL digital design, synthesis, place and route together with full custom analog design

Get the White Paper

Want to talk with one of our electrical engineers? Contact Us
You are registered as: [_EMAIL_].

CafeNews is a service for EDA professionals. EDACafe respects your online time and Internet privacy. Edit or Change my newsletter's profile details. Unsubscribe from sponsor newsletter.

Copyright © 2020, Internet Business Systems, Inc. — 25 North 14th Steet, Suite 710 San Jose, CA 95112 — +1 (408) 882-6554 — All rights reserved.