News
»
EDA News
Embedded, IP & SoC News
Corp. Newsletters
Newsgroups
Submit News
Events
»
EDA Events
Submit New Event
Purchase Webinar Listing
Editorials
»
What Would Joe Do?
IP Showcase
Careers Corner
EDA Commentary
Archive
Tutorials
»
EDA Tutorials
Submit New Tutorial
Jobs
IP
»
Browse
Submit IP
Catalogs
»
Vendors
Products
Submit
Videos
»
EDA Videos
Submit New Video
Submit New YouTube Video
Downloads
»
Tech. Papers
Articles
Presentations
More Categories
Submit New Download
Blogs
Forums
Books
Advertise
»
EDA Media Kit
Banner Ad Specifications
eMail Blast Specifications
Inquire
Videos
-> Virage Logic
Top
|
Add Video
|
Add YT Video
|
Modify Video
Loading the player ...
"Demo of SiPRO PCIe PHY"
VirageLogic
1,737
views
Tweet
«Prev
Next»
"Optimized MIPI Application Demo",
Hezi Saar
Virage Logic
Views: 1363
"Demo of SiPRO PCIe PHY"
VirageLogic
Views: 1736
"Live Demo of DDR3 IP in 65nm"
VirageLogic at DesignCon
Views: 1284
"Logic NVM for Wireless Applications",
Craig Zajac
Virage Logic
Views: 7568
"DDR High Speed Interfaces for Increasing Performance and Reducing Power",
Luigi Ternullo
Virage Logic
Views: 1724
"Addressing DDR System Level Concerns",
Luigi Ternullo
Virage Logic
Views: 2047
"Standard Cell Logic Libraries for Demanding Speed Requirements",
Ken Brock
Virage Logic
Views: 2665
"Design Challenges at 32nm and Beyond Technology Nodes",
Vipin Tiwari
Virage Logic
Views: 3956
"Highly Configurable Memory for Advanced Power Management",
Lisa Minwell
Virage Logic
Views: 2518
"DDR All-Digital PHY+DLL",
Luigi Ternullo
Virage Logic
Views: 3146
"Logic NVM for Digital Rights Managment (DRM)",
Craig Zajac
Virage Logic
Views: 1605
"NVM for Power Management",
Craig Zajac
Virage Logic
Views: 1940
"Avoiding Test Escapes to Achieve Near-Zero Defects",
Manish Bhatia
Virage Logic
Views: 2244
"DDR High-Speed Interface Solutions",
Luigi Ternullo
Virage Logic
Views: 1652
Total : 14
Featured Video
John Mitchell, President and CEO
IPC Association
Jessica Crosley, Director, Research and Development
Rogers Corporation
2019 CES: Intel News Conference – ‘Innovations and the Compute Foundation’
Intel
NI AWR Design Environment V14: Network Synthesis Antenna Example
AWR
Submit
|
More Videos
Sponsored Videos
Phil Kinner, Technical and Business Director - Conformal Coatings Division
Electrolube/HK Wentworth
Matt Berggren, Director - Fusion 360
Autodesk
Ryan Gamble, President, Founder
Intraratio
Submit
|
More Videos
Corporate Newsletters
NI AWR Software Newsletter | Jan 2019
More Newsletters
Jobs
R&D Hardware Electrical Engineering Associate
for
Applied Research Laboratories UTA
at Austin, Texas
Digital Design Engineer
for
Cirrus Logic, Inc.
at Austin, Texas
IC Design Verification Engineer
for
Coherent Logix
at Austin, Texas
Submit Resume
|
Post Jobs
|
More Jobs
Upcoming Events
Design and Verification Conference and Exhibition (DVCon)
at DoubleTree by Hilton San Jose 2050 Gateway Place San Jose CA - Feb 25 - 28, 2019
Geodesign Summit 2019
at Redlands CA - Feb 25 - 28, 2019
Mobile World Congress 2019
at Fira Gran Barcelona Spain - Feb 25 - 28, 2019
WTS 2019
at London United Kingdom - Mar 12 - 13, 2019
Submit
|
More Events
© 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 —
Contact Us
, or visit our other sites:
Privacy Policy
Advertise