|
Video's Title
| 
|
|
|
|
Company
| |
|
|
Views |
| Using the Xilinx Power Estimator | Xilinx |
1504 |
| Rupert Baines, CEO | UltraSoC |
1021 |
| Graham Curren, CEO | Sondrel |
3105 |
| Rob van Blommestein, VP of Marketing | S2C |
1558 |
| Interview with Toshio Nakama, CEO | S2C |
1579 |
| RAAAM: The Highest Density Memory in Standard CMOS | RAAAM Memory Technologies |
2878 |
| Jeff Scott, Principal ARM SoC Architect | Open-Silicon, Inc. |
876 |
| NVIDIA Press Event at CES 2018 with NVIDIA CEO Jensen Huang | Nvidia |
1888 |
| How to create innovative architecture using VisualSim? | Mirabilis Design Inc |
756 |
| Designing a Multimedia SoC using system-level simulation | Mirabilis Design Inc |
1016 |
| PolarFire SoC FPGA Brings Real-Time to Linux | Microchip |
2298 |
"SOC Integration, IP Promotion, and fixing Release Paralysis",
Simon Butler | Methodics |
1709 |
| SoC Integration | Jasper Design Automation |
770 |
| Using IP/SoC Executable Specifications and Integration with Formal Verification | Jasper |
1560 |
| Jean-Luc Triouleyre, CEO | IC’Alps |
1739 |
"New SOC FPGA Debug",
Dave Orecchio | GateRocket |
1739 |
| Using --Apply All-- in Cadence SoC-Encounter | Cadence |
1917 |
| Running Cadence SoC-Encounter...on an iPhone | Cadence |
3922 |
| Partitioning a Design in Cadence SoC-Encounter | Cadence |
5841 |
| Interactive Floorplanning in Cadence SoC-Encounter | Cadence |
4464 |
| Using the Pin Editor in Cadence SoC-Encounter | Cadence |
4854 |
| Using Global Timing Debug on a Single Path in Cadence SoC-Encounter | Cadence |
3886 |
| Detecting System-Level Corner Cases During Low-Power SoC Verification | Cadence |
459 |
| Tom Anderson discusses how apps are changing EDA | Breker Verification |
1025 |
| Sam Appleton, CEO | Ausdia |
1656 |
| Piyush Sancheti, V.P. Marketing | Atrenta |
654 |
| Keynote By Dr. Ajoy Bose : SoC Realization – Building a Bridge to New Markets and Renewed Growth Part 1 | Atrenta |
2901 |
| Keynote speech by Jim Hogan: Making Money from SoC Realization – where are we today? Part 1 | Atrenta |
2980 |
| Keynote speech by Jim Hogan: Making Money from SoC Realization – where are we today? Part 2 | Atrenta |
2944 |
| "LOVE! and SOC Realization is a Bridge From System to Silicon", Happy Honeymooners and Jim | Atrenta |
2867 |
| Keynote By Dr. Ajoy Bose : SoC Realization – Building a Bridge to New Markets and Renewed Growth Part 2 | Atrenta |
3127 |
| Introduction to the ARM CoreLink CCI-500 | ARM |
592 |
| Introduction to ARM Socrates IP Tooling | ARM |
944 |
| FPGA-adaptive debug on the Altera SoC using ARM DS-5 | ARM |
391 |
| Debugging Linux applications on the Altera SoC with ARM DS-5 | ARM |
546 |
| AMD at Computex 2021 | AMD |
3950 |
| Low Cost Top View IP with only 2 cameras (Front and Rear) for Cyclone V SoC | Altera |
315 |
| Riviera-PRO™ Overview: Advanced Verification Platform | Aldec |
1305 |
| HES™ Overview - A Hybrid Verification and Validation Platform | Aldec |
1022 |
| Pre-silicon D&V innovation and standardization efforts from Accellera | Accellera |
4520 |
