>> EDA & SoC Job Board
Thread views: 13156 View all threadsNext thread*Threaded Mode

(Stranger )
04/21/08 01:50 PM
Physical Design Engineer (Staff and Senior Manager Report this article as Inappropriate to us !!!Login to Reply

Sunnyvale CA ( Fulltime with End Client )

Hands-on experience in physical design of large SoC’s
Extensive experience in clock and power implementation methodologies and practices in low power designs
Deep understanding of hierarchical/timing driven layout methodologies and practices
Experience with integrating various type of hardened IP modules
Ability to collaborate with RTL, synthesis, STA engineers in timing closure, gate level verification and debug
Familiarity with various ECO flows and techniques
Good communication skills
5+ years physical design experience with 3+ Year experience in Synopsys and/or Magma physical design tool suites
BSEE required, MSEE preferred

Jump to


Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise