>> EDA & SoC Job Board
Thread views: 15204 View all threadsNext thread*Threaded Mode

(Stranger )
01/28/07 11:58 AM
Verification Engineer Report this article as Inappropriate to us !!!Login to Reply

Location: Northern California

Requires extensive experience in a similar role within telecom industry.

Verify ASIC designs in the laboratory customer FPGA emulation platform.

Develop and execute intelligent FPGA test plans which complement simulation testing to provide full test coverage.

Manage multiple FPGA builds in order to systematically test multi-million gate ASIC designs.

Automate laboratory test cases for regression testing using C#.

Use logic analyzers, oscilloscopes, and other lab equipment to debug design problems.

BS Computer Science or Electrical Engineering.

Strong laboratory testing and debugging experience.

Experience testing Network Protocols: Ethernet, TCP/IP, T1/E1.

Experience with Xilinx FPGAs

Experience using Synplicity Synplify FPGA synthesis software.

Experience with one or more programming languages in a verification environment.

Experience with one or more scripting languages (Perl) required. Experience with Linux/UNIX.

Additional Skills Desired:
C# programming.
Ability to use Linux/Windows PCs for TCP/IP testing.

Please email resume to: HStaffing@gmail.com

Jump to


Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise