EDAToolsCafe
   >> Synopsys Synthesis Discussion Board
Thread views: 15717 *View all threadsNext thread*Threaded Mode

evergreenT
(Stranger )
08/02/07 03:00 PM
how to prepare/setup IPs info for synthesis tool ? Report this article as Inappropriate to us !!!Login to Reply

I'd like to write Velilog code that use my own IP blocks along with standard cells. Does anybody know how to tell Synthesis tool not to go into my IP blocks and synthesize them ?

In other words, if I create my own IPs, what kind of information should I give to Synthesis tool? and How?

I'm targeting design_compiler or design_analyzer .

Thanks a lot

 

 





danielmoorer
(Stranger )
10/11/19 12:24 AM
Re: how to prepare/setup IPs info for synthesis tool ? new [re: evergreenT]Report this article as Inappropriate to us !!!Login to Reply

Nice post





ashleydavid
(Stranger )
03/04/20 07:16 AM
Re: how to prepare/setup IPs info for synthesis tool ? new [re: evergreenT]Report this article as Inappropriate to us !!!Login to Reply

Now get an ultra-high-speed connection at home so you can enjoy your favorite movies in HD without any lag or buffering with Du Home Internet and not only that it is very affordable to buy also if you are interested then do visit du or etisalat for home internet for more info.






*View all threadsNext thread*Threaded Mode
Jump to

 

DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise