EDAToolsCafe
   >> EDA User News and Reviews
Thread views: 18889 View all threadsNext thread*Threaded Mode


(Unregistered)
04/13/10 02:53 PM
Increasing The Level Of Abstraction Of IC Design Report this article as Inappropriate to us !!!Login to Reply

Increasing The Level Of Abstraction Of IC Design


Use this link to read the full article


Ron Craig
(Unregistered)
04/13/10 02:53 PM
Garbage in , Garbage out? new Report this article as Inappropriate to us !!!Login to Reply

Hi Gabe,
In the days since I started working at 1.5um things have certainly progressed! Despite all these advances in increasing physical awareness during synthesis one important aspect hasn’t changed though – a poorly constrained design makes it almost impossible to efficiently close timing. At Atrenta we’ve seen numerous rudimentary problems encountered by our customers (clocks not reaching vast swathes of registers for example) which would unfortunately not have been addressed by physical awareness. We continue to see demand for our SpyGlass-Constraints validation and management solutions from leading edge users who simply can’t deal with the iterations they face in closing their constraints. And when you talk about timing exceptions things can start to get even more scary.
If you really want to take a more abstract view of the problem, I’d suggest that we as an industry need to deal with the ‘garbage in, garbage out’ problem. The 2X runtime improvement you quote is certainly of value to users, but a bigger problem is the 15-20 iterations they need to go through before they have a set of timing constraints which they trust and which actually constrain their design completely. RTL Signoff is more than having good quality RTL, it’s about having all the ancillary data (timing constraints included) to actually make effective use of that RTL. Given the choice of chipping away at the problem in the backend or creating a much better starting point, I know which I’d go for.
Cheers,
Ron Craig
Atrenta Inc.


SamCayley
(Stranger )
04/20/20 06:54 AM
Re: Garbage in , Garbage out? new [re: Ron Craig]Report this article as Inappropriate to us !!!Login to Reply

If you want to know about how to increase the level of IC designs. Then you should read all the articles thoroughly. Gamers should check https://gamblingorb.it/ to spend their free time with great casino games. And i am sure that you will be able to abstract the IC design without any errors in t






View all threadsNext thread*Threaded Mode
Jump to

 

Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise