>> EDA User News and Reviews
Thread views: 134382 View all threadsNext thread*Threaded Mode

Pages in this thread: 1 | >> (show all)
manish saxena
05/12/06 05:44 AM
manish saxena new Report this article as Inappropriate to us !!!Login to Reply

Definitely this is good one article. Most important thing which is preferable is the different kinds of verification like formal , functional netlist etc, and but obvious the new one Assertion based verification which one is using by the industries currently is the important and secure step to check the IP properly. Thats y this s the gud one article which is having all the neccessary step needed for the verification of the IP core at any step before launching in the market.

05/15/06 05:10 AM
Reviewed by Manoj K new Report this article as Inappropriate to us !!!Login to Reply

SOC is verification is a most important part of the design. Nowadays new tech is coming and industry are changing their pattern by keeping all those things like Power consumption speed and area minituarisation factors in their mind. In this paper the verification technique you have mentioned from the beginning is really appreciable, (like assertion, formal, functional, net list and teh postlayout verification) step should be followed in a systemetic manner to develop a chip and before making this process public.

Abhishek Goel
05/15/06 06:48 AM
H/w emulation gaining importance new Report this article as Inappropriate to us !!!Login to Reply

One of the key take-aways from this article is that hardware emulation is gaining importance. And with ever-increasing billions of transistors that need to be integrated in future SoCs, verification of such complex chips is going to be a challenge. We will see this emulation gaining more significance in coming days. While Verification catches lot of bugs, an emulation on FPGA provides lot of confidence and could be included in the 'recipe' for first pass silicon success. The emulation could be extended, if you will, by taking different FPGA samples on different process corners and implementing different IPs/cores on such FPGA and then integrating and testing out the complete logic.

05/15/06 10:14 PM
Reviewed by sandeep new Report this article as Inappropriate to us !!!Login to Reply

Good work done. it will definitly help to grow verification technology.

05/16/06 04:58 AM
Functional verif is the key of success new Report this article as Inappropriate to us !!!Login to Reply

I was part of block as well as the full chip verification team in my company. And sometimes we found ourselves running the same bud in both the testings, which was a wastage of time, energy and precious simulations cycles. 100% Functional Verification is important for getting the silicon out in the first stepping itself but also reducing the efforts in post silicon validation. You have written a sound article.

Pages in this thread: 1 | >> (show all)
View all threadsNext thread*Threaded Mode
Jump to


Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise