EDAToolsCafe
   >> EDA User News and Reviews
Thread views: 23780 View all threadsNext thread*

Annonymous
(Unregistered)
10/09/08 03:03 PM
Report this article as Inappropriate to us !!!Login to Reply

The article is a bit of a mixed bag of things. It contains some extremely thought provoking comments and some fairly down beat views. What seems very surprising to me is the absence of any discussion of UML. UML expresses concurrency very well and has (at least some level of) acceptance in the software engineering world. Where are the UML + SystemC/SystemVerilog tools? Why isn't anyone talking about UML?


Entire thread
SubjectPosted byPosted on
*ESL 2.0 = EDA 4.0old grumpy EDA guy  10/09/08 03:03 PM
.*JOSEPH BOREL  10/09/08 03:03 PM
.*Annonymous  10/09/08 03:03 PM
.*old grumpy EDA guy  10/09/08 03:03 PM
Jump to

 

DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise