EDAToolsCafe
   >> EDA User News and Reviews
Thread views: 51513 View all threadsNext thread*

Dave Doman
(Unregistered)
04/04/06 09:32 AM
Appropriate Verification Report this article as Inappropriate to us !!!Login to Reply

This I will agree with fully. Failure of a design, either partially or fully, is a design issue (and that includes verification). During a design process, an engineer needs to think through "how will this aspect of this design fail" and needs to address the appropriate level of verification (including what tool and what view of what model of reality is needed to be tested and to what level). Just "pressing the button" is bad. ALSO, however, "pushing verificaion to the n'th degree is just as bad. Now, although inadequate verification usually leads to not uncovering the issue that causes the spectacular failure, I believe that this is a fault of not thinking through the problem as opposed to not testing enough.


Entire thread
SubjectPosted byPosted on
*Optimal Verification  04/04/06 09:32 AM
.*Re: Optimal Verification KathyLester   04/10/20 07:20 AM
.*Re: Optimal Verification Barclalone   03/26/20 09:54 AM
.*Does 100% compliance o DRC mean what people think it means?Dave Doman  04/06/06 12:25 PM
.*GerryGerry  04/05/06 09:36 AM
.*Design for VerificationBharat  04/04/06 09:56 AM
.*Appropriate VerificationDave Doman  04/04/06 09:32 AM
Jump to

 

DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise