>> EDA User News and Reviews
Thread views: 18246 View all threadsNext thread*

Akiva Michelson
11/14/07 05:37 AM
Couldn't agree more. Report this article as Inappropriate to us !!!Login to Reply

I couldn't agree more. One of the wonderful things about Verification is that it's partly an
"art". We have a rich toolbox of options for which scope to verify (anything from small sub-units to entire system-levels) and how to verify (from code-reviews, formal property checks, simulation, emulation etc.). This, coupled with randomness and self-checking-ness of the stimulus verification environments, and basically that there are infinite things we could do to verify any given design makes a really neat set of options on how to approach each project.
The important thing is not to get locked in to a concept (even if it is more "advanced" than other concepts.)
Thanks Yaron,

Entire thread
SubjectPosted byPosted on
*To randomize or not to randomize?  11/14/07 05:37 AM
.*Couldn't agree more.Akiva Michelson  11/14/07 05:37 AM
Jump to


DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise