>> Verilog Discussion Board
Thread views: 13439 View all threadsNext thread*

(Stranger )
01/26/07 03:14 PM
New Verilog Simulator and TestBench Generator Report this article as Inappropriate to us !!!Login to Reply

We've just released a new high-performanced compiled-code Verilog-2001 simulator called VeriLogger Extreme. It's been in beta test for about 4 months now as well as extensive internal testing, and we're looking for feedback from a larger group of users now. For anyone who helps us out during this period, we're offering a minimum of $1000 off the regular price (or more if we get significant feedback about performance, usability, etc).

One of the more unique features of VeriLogger Extreme is it includes a very fast automated test bench generator for rapidly testing small models in a design. Testbenches for these types of models can be generated much faster than by hand and are much easier to change.

Another useful feature is that the simulator comes with a full graphical debugger that works with most of the popular simulators, so it's easy to switch back and forth between different simulators, to validate your design against
simulator variations. This is particularly handy if you're a consultant who needs to work with simulation tools from multiple vendors.

For more information about the simulator and debugger,
visit http://www.syncad.com/vlg_form.htm

To download the simulator and try it out,
visit http://www.syncad.com/syn_down.htm.

Best Regards,

Dan Notestein
President, SynaptiCAD

Jump to


Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise