>> Design Automation Products
Thread views: 11743 View all threadsNext thread*

(Stranger )
12/01/09 01:04 PM
Power Integrity Tool Question Report this article as Inappropriate to us !!!Login to Reply

I am interested if anyone has any experience with on-chip pre-layout power integrity simulation using ChipQuake.  This tool seems to offer exactly what an analog/mixed-signal designer is looking for: takes design manual parameters, chip dimensions, floorplan and pins allocation, package and PCB parasitics and decoupling capacitors, and then computes a 2D map of the power supplies and substrate noise in a selected region on the chip.  I am interested if anyone has used this tool and compared the results with other tools, and which other tools do the same thing. I’ve found so far only tools covering parts of the design but not a single tool that covers what ChipQuake does in pre-layout of the chip.

Entire thread
SubjectPosted byPosted on
*Power Integrity Tool Question gary   12/01/09 01:04 PM
.*Re: Power Integrity Tool Question ducklife   03/29/20 07:53 PM
.*Re: Power Integrity Tool Question maryrosie   02/24/19 06:19 PM
Jump to


DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise