>> EDA User News and Reviews
Thread views: 63173 View all threadsNext thread*

Dave Doman
04/06/06 12:25 PM
Does 100% compliance o DRC mean what people think it means? Report this article as Inappropriate to us !!!Login to Reply

Let's be careful. DRC being "gold standard" and needing "100% compliance" is problematic at many tech nodes (as the previous reviewer pointed out for memories, etc). but for stdcells and APR area as well. Any time a fab "signs off" on a DRC failure, then by default, the deck is NOT golden. In the long run, the fab may choose to keep the offending rule and have the design house jump through the hoop, but if a process can accept a "signed off" issue once and yield product, then it COULD do so at any other time (for that rule). On the other hand, as the previous reviewer pointed out, DRC alone isn't enough anymore,... DFM and the "well how lucky do you feal" syndrome is raising it's dirty (harry) head.

Entire thread
SubjectPosted byPosted on
*Optimal Verification  04/04/06 09:32 AM
.*Re: Optimal Verification KathyLester   04/10/20 07:20 AM
.*Re: Optimal Verification Barclalone   03/26/20 09:54 AM
.*Does 100% compliance o DRC mean what people think it means?Dave Doman  04/06/06 12:25 PM
.*GerryGerry  04/05/06 09:36 AM
.*Design for VerificationBharat  04/04/06 09:56 AM
.*Appropriate VerificationDave Doman  04/04/06 09:32 AM
Jump to


Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise