It was really good article which helps in understanding the process and the line "The highest quality working silicon should be 100% functional and should hit the shelves on time." is really true, and in the last the FPGA should be given more importance, all these combination will really get a good silicon in time.
|
Re: Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies?
