EDAToolsCafe    >> EDA User News and Reviews Thread views: 159293

Ranveer Kumar (Unregistered) 05/12/06 03:32 AM Good verification strategie Given Hi, i appriciate this paper.Definitely the most important step in developing the SOC is the verification part. But at the same time i ll like to ask one question Will asseration based verification is that much logical for all design.

Entire thread Subject Posted by Posted on Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies?    04/13/06 11:35 PM Functional verif is the key of success Sachin   05/16/06 04:58 AM Reviewed by sandeep sandeep   05/15/06 10:14 PM H/w emulation gaining importance Abhishek Goel   05/15/06 06:48 AM Reviewed by Manoj K Manu   05/15/06 05:10 AM manish saxena manish saxena   05/12/06 05:44 AM manish saxena Mnaish Saxena   05/12/06 05:42 AM Re: manish saxena MarryCole   11/17/20 06:21 AM Re: manish saxena PaulineM   09/16/20 11:59 PM Good verification strategie Given Ranveer Kumar   05/12/06 03:32 AM traditional verification importance sachish   04/25/06 10:26 PM Motive For Verification Sandeep Kuamr   04/20/06 11:21 PM Re: Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies? Sandilya Bhagi   04/18/06 11:36 PM exellent senthil   04/17/06 04:47 AM Re: exellent Ravikanth   04/18/06 11:27 PM exellent senthil   04/17/06 04:44 AM exellent maneesh   04/13/06 11:35 PM

Jump to *EDAToolsCafe* -----   EDA Industry   Linux for Electronics Design Automation   Design Automation Products   "DIG" - Design Implementation Group for MAGMA Users   EDA Weekly   EDA User News and Reviews   Classifieds   Mentor PCB Product Discussion   Mentor's IC Product Discussion Board   Verilog Discussion Board   VHDL Discussion Board   Synopsys Synthesis Discussion Board   SPICE Discussion Board (including HSPICE)   EDA & SoC Job Board