>> EDA User News and Reviews
Thread views: 19705 View all threadsNext thread*

DFT Manager
10/14/14 02:49 PM
Article 2 - When? Report this article as Inappropriate to us !!!Login to Reply

Thanks for helping to clarify some of the differences between 1149.1-2013 and P1687 Macro test. I'm looking forward to your next article to that can help define which standard better fits the needs of chip level customers, designers, and developers.

Entire thread
SubjectPosted byPosted on
*Article 1 - This Isn’t Your Father’s JTAG Anymore  10/14/14 02:49 PM
.*Article 2 - When?DFT Manager  10/14/14 02:49 PM
Jump to


DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise