>> "DIG" - Design Implementation Group for MAGMA Users
Thread views: 32529 View all threadsNext thread*

(Stranger )
06/03/04 01:19 PM
Timing Analysis of full-custom designs Report this article as Inappropriate to us !!!Login to Reply

I am a Master Student at University of Rio Grande do Sul - Brazil.
Our microelectronics group uses the MENTOR and CADENCE EDA tools.
We are trying to find a tool to do timing analysis of full custom combinational design blocks.
We are interested in perform a input-vector independent analysis of a spice netlist like spice.

MENTOR Mach TA uses a input netlist that is exactly what we need, but Mach TA needs a input vector file. The size of ours design prevents the use of a input vector file with all input space, so we want a tool that is input-vector independent.

So, can you help us indicating which tool should we use to perform such analysis?

Thanks in advance,
Daniel L. Ferrao
GME - Microelectronics Group

Entire thread
SubjectPosted byPosted on
*Timing Analysis of full-custom designs dlferrao   06/03/04 01:19 PM
.*Re: Timing Analysis of full-custom designs charlesarmstrong   07/16/20 05:00 AM
Jump to


Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise